Datasheet

© 2005 Microchip Technology Inc. DS70043F-page 5
dsPIC30F
2.0 dsPIC30F DEVICE FAMILY
OVERVIEW
The dsPIC30F device family employs a powerful 16-bit
architecture that seamlessly integrates the control
features of a microprocessor (MCU) with the
computational capabilities of a digital signal processor
(DSP). The resulting functionality is ideal for
applications that rely on high-speed, repetitive
computations as well as control.
The DSP engine, dual 40-bit accumulators, hardware
support for division operations, barrel shifter, 17 x 17
multiplier, a large array of 16-bit working registers and
a wide variety of data addressing modes, together
provide the dsPIC30F CPU with extensive
mathematical processing capability. Flexible and
deterministic interrupt handling, coupled with a
powerful array of peripherals, renders the dsPIC30F
devices suitable for control applications. Reliable, field
programmable Flash program memory and data
EEPROM ensure scalability of applications that use
dsPIC30F devices.
Figure 2-1 shows a sample device block diagram
typical of the dsPIC30F product family.
FIGURE 2-1: dsPIC30F FAMILY BLOCK DIAGRAM
Barrel Shifter
ACCA<40>
ACCB<40>
DSP Engine
Divide Control
17 x 17 Multiplier
W Register
Array
16 x 16
Memory
Mapped
16-bit ALU
Program Flash and
Data EEPROM
Data Access
Y AGU
X AGU
Program Counter
<23-bits>
Instruction
Prefetch & Decode
X-Data Bus <16-bit>
Y-Data Bus <16-bit>
Data SRAM
up to
8 Kbytes
Data
EEPROM
up to
4 Kbytes
Flash
Program
Memory
up to
144 Kbytes
Peripherals
I/O Ports
24
23
X-Data Bus <16-bit>
Legend:
MCU/DSP X-Data Path
DSP Y-Data Path
Address Path
24
STATUS Register