Datasheet

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610
DS70591E-page 234  2009-2012 Microchip Technology Inc.
bit 3-0 SEVTPS<3:0>: PWM Special Event Trigger Output Postscaler Select bits
(1)
1111 = 1:16 Postscaler generates special event trigger on every sixteenth compare match event
•
•
•
0001 = 1:2 Postscaler generates special event trigger on every second compare match event
0000 = 1:1 Postscaler generates special event trigger on every compare match event
REGISTER 16-1: PTCON: PWM TIME BASE CONTROL REGISTER (CONTINUED)
Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user
application must program the Period register with a value that is slightly larger than the expected period of
the external synchronization input signal.