Datasheet

 2011-2012 Microchip Technology Inc. DS75018C-page 181

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

14.2 Output Compare Control Registers

U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0

— —OCSIDL — — — — —

bit 15 bit 8

U-0 U-0 U-0 R-0, HC U-0 R/W-0 R/W-0 R/W-0

— — —OCFLT —OCM<2:0>

bit 7 bit 0

Legend: HC = Hardware Clearable bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as ‘0’

bit 13 OCSIDL: Stop Output Compare in Idle Mode Control bit

1 = Output Compare 1 halts in CPU Idle mode

0 = Output Compare 1 continues to operate in CPU Idle mode

bit 12-5 Unimplemented: Read as ‘0’

bit 4 OCFLT: PWM Fault Condition Status bit

1 = PWM Fault condition has occurred (cleared in hardware only)

0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)

bit 3 Unimplemented: Read as ‘0’

bit 2-0 OCM<2:0>: Output Compare Mode Select bits

111 = PWM mode on OC1, Fault pin is enabled

110 = PWM mode on OC1, Fault pin is disabled

101 = Initializes OC1 pin low, generates continuous output pulses on OC1 pin

100 = Initializes OC1 pin low, generates single output pulse on OC1 pin

011 = Compare event toggles OC1 pin

010 = Initializes OC1 pin high, compare event forces OC1 pin low

001 = Initializes OC1 pin low, compare event forces OC1 pin high

000 = Output compare channel is disabled