Datasheet

dsPIC30F4011/4012

13.5 Output Compare Operation During

CPU Sleep Mode

When the CPU enters the Sleep mode, all internal

clocks are stopped. Therefore, when the CPU enters

the Sleep state, the output compare channel will drive

the pin to the active state that was observed prior to

entering the CPU Sleep state.

For example, if the pin was high when the CPU

entered the Sleep state, the pin will remain high. Like-

wise, if the pin was low when the CPU entered the

Sleep state, the pin will remain low. In either case, the

output compare module will resume operation when

the device wakes up.

13.6 Output Compare Operation During

CPU Idle Mode

When the CPU enters the Idle mode, the output

compare module can operate with full functionality.

The output compare channel will operate during the

CPU Idle mode if the OCSIDL bit (OCxCON<13>) is at

logic ‘0’ and the selected time base (Timer2 or Timer3)

is enabled and the TSIDL bit of the selected timer is

set to logic ‘0’.

13.7 Output Compare Interrupts

The output compare channels have the ability to gener-

ate an interrupt on a compare match for whichever

Match mode has been selected.

For all modes except the PWM mode, when a compare

event occurs, the respective interrupt flag (OCxIF) is

asserted and an interrupt will be generated if enabled.

The OCxIF bit is located in the corresponding IFSx reg-

ister, and must be cleared in software. The interrupt is

enabled via the respective Compare Interrupt Enable

(OCxIE) bit, located in the corresponding IECx register.

For the PWM mode, when an event occurs, the respec-

tive Timer Interrupt Flag (T2IF or T3IF) is asserted and

an interrupt will be generated if enabled. The TxIF bit is

located in the IFS0 register and must be cleared in

software. The interrupt is enabled via the respective

Timer Interrupt Enable bit (T2IE or T3IE) located in the

IEC0 register. The output compare interrupt flag is

never set during the PWM mode of operation.