© 2010 Microchip Technology Inc. DS70139G-page 75
dsPIC30F2011/2012/3012/3013
Enabling an interrupt is accomplished via the
respective timer interrupt enable bit, T1IE. The timer
interrupt enable bit is located in the IEC0 Control
register in the interrupt controller.
