Datasheet

ManualsBrandsMICROCHIP TECHNOLOGY ManualsDev KitsStarter kit

 2012-2013 Microchip Technology Inc. DS30009312B-page 61

PIC24FJ128GC010 FAMILY

TABLE 4-25: 12-BIT PIPELINE A/D CONVERTER REGISTER MAP

File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

All

Resets

ADCON1 0500 ADON

— ADSIDL ADSLP FORM3 FORM2 FORM1 FORM0

PUMPEN

ADCAL — — — — —PWRLVL0000

ADCON2 0502 PVCFG1 PVCFG0

—NVCFG0—BUFORG r r r r — — — —RFPUMP r 0300

ADCON3 0504 ADRC

— — — SLEN3 SLEN2 SLEN1 SLEN0 ADCS7 ADCS6 ADCS5 ADCS4 ADCS3 ADCS2 ADCS1 ADCS0 0000

ADTMRPR 0506 A/D Trigger Timer Period Value 0000

ADSTATH 050A

— — — — — — — — — — — — — PUMPST ADREADY ADBUSY 0000

ADSTATL 0508

— — — — — — —SLOV— — r ACCIF SL3IF SL2IF SL1IF SL0IF 0000

ADL0CONH 051E ASEN SLINT1 SLINT0 WM1 WM0 CM2 CM1 CM0 CTMEN

r MULCHEN SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 0000

ADL0CONL 051C SLEN SAMP SLENCLR SLTSRC4 SLTSRC3 SLTSRC2 SLTSRC1 SLTSRC0 THSRC

— — SLSIZE4 SLSIZE3 SLSIZE2 SLSIZE1 SLSIZE0 0000

ADL1CONH 053A ASEN SLINT1 SLINT0 WM1 WM0 CM2 CM1 CM0 CTMEN

r MULCHEN SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 0000

ADL1CONL 0538 SLEN SAMP SLENCLR SLTSRC4 SLTSRC3 SLTSRC2 SLTSRC1 SLTSRC0 THSRC

— — SLSIZE4 SLSIZE3 SLSIZE2 SLSIZE1 SLSIZE0 0000

ADL2CONH 0556 ASEN SLINT1 SLINT0 WM1 WM0 CM2 CM1 CM0 CTMEN

r MULCHEN SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 0000

ADL2CONL 0554 SLEN SAMP SLENCLR SLTSRC4 SLTSRC3 SLTSRC2 SLTSRC1 SLTSRC0 THSRC

— — SLSIZE4 SLSIZE3 SLSIZE2 SLSIZE1 SLSIZE0 0000

ADL3CONH 0402 ASEN SLINT1 SLINT0 WM1 WM0 CM2 CM1 CM0 CTMEN

r MULCHEN SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 0000

ADL3CONL 0400 SLEN SAMP SLENCLR SLTSRC4 SLTSRC3 SLTSRC2 SLTSRC1 SLTSRC0 THSRC

— — SLSIZE4 SLSIZE3 SLSIZE2 SLSIZE1 SLSIZE0 0000

ADL0PTR 0520

— ADNEXT6 ADNEXT5 ADNEXT4 ADNEXT3 ADNEXT2 ADNEXT1 ADNEXT0 — — — — — — — — 0000

ADL1PTR 053C

— ADNEXT6 ADNEXT5 ADNEXT4 ADNEXT3 ADNEXT2 ADNEXT1 ADNEXT0 — — — — — — — — 0000

ADL2PTR 0558

— ADNEXT6 ADNEXT5 ADNEXT4 ADNEXT3 ADNEXT2 ADNEXT1 ADNEXT0 — — — — — — — — 0000

ADL3PTR 0404

— ADNEXT6 ADNEXT5 ADNEXT4 ADNEXT3 ADNEXT2 ADNEXT1 ADNEXT0 — — — — — — — — 0000

ADL0STAT 0522 ADTACT LBUSY

— — — — — —ADTDLY—ADLIF — — — — — 0000

ADL1STAT 053E ADTACT LBUSY

— — — — — —ADTDLY—ADLIF — — — — — 0000

ADL2STAT 055A ADTACT LBUSY

— — — — — —ADTDLY—ADLIF — — — — — 0000

ADL3STAT 0406 ADTACT LBUSY

— — — — — —ADTDLY—ADLIF — — — — — 0000

Legend: — = unimplemented, read as ‘0’, r = reserved. Reset values are shown in hexadecimal.