Datasheet

2013 Microchip Technology Inc. DS30003030B-page 103
PIC24FV16KM204 FAMILY
REGISTER 8-19: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0
T1IP2 T1IP1 T1IP0 CCP2IP2 CCP2IP1 CCP2IP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0
CCP1IP2 CCP1IP1 CCP1IP0 INT0IP2 INT0IP1 INT0IP0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 15 Unimplemented: Read as ‘0
bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
001 = Interrupt is Priority 1
000 = Interrupt source is disabled
bit 11 Unimplemented: Read as ‘0’
bit 10-8 CCP2IP<2:0>: Capture/Compare 2 Event Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
001 = Interrupt is Priority 1
000 = Interrupt source is disabled
bit 7 Unimplemented: Read as ‘0’
bit 6-4 CCP1IP<2:0>: Capture/Compare 1 Event Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
001 = Interrupt is Priority 1
000 = Interrupt source is disabled
bit 3 Unimplemented: Read as ‘0
bit 2-0 INT0IP<2:0>: External Interrupt 0 Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
001 = Interrupt is Priority 1
000 = Interrupt source is disabled