Datasheet

155
ATtiny828 [DATASHEET]
8371A–AVR–08/12
16. SPI – Serial Peripheral Interface
16.1 Features
z Full-duplex, Three-wire Synchronous Data Transfer
z Master or Slave Operation
z LSB First or MSB First Data Transfer
z Seven Programmable Bit Rates
z End of Transmission Interrupt Flag
z Write Collision Flag Protection
z Wake-up from Idle Mode
z Double Speed (CK/2) Master SPI Mode
16.2 Overview
The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between ATtiny828 and peripheral
devices, or between several AVR devices. The SPI module is illustrated in Figure 66.
Figure 66. SPI Block Diagram
Note: For SPI pin placement, see Figure 1 on page 2, and Table 55 on page 157.
SPI2X
SPI2X
CLKIO
SS
DIVIDER
/2/4/8/16/32/64/128