Datasheet

93
2586D–AVR–02/06
ATtiny25/45/85
Figure 15-4. The PWM Output Pair
When the counter value match the contents of OCR1A or OCR1B, the OC1A and OC1B outputs
are set or cleared according to the COM1A1/COM1A0 or COM1B1/COM1B0 bits in the
Timer/Counter1 Control Register A - TCCR1, as shown in Table 15-4.
Timer/Counter1 acts as an up-counter, counting from $00 up to the value specified in the output
compare register OCR1C, and starting from $00 up again. A compare match with OC1C will set
an overflow interrupt flag (TOV1) after a synchronization delay following the compare event.
Note that in PWM mode, writing to the Output Compare Registers OCR1A or OCR1B, the data
value is first transferred to a temporary location. The value is latched into OCR1A or OCR1B
when the Timer/Counter reaches OCR1C. This prevents the occurrence of odd-length PWM
pulses (glitches) in the event of an unsynchronized OCR1A or OCR1B. See Figure 15-5 for an
example.
Table 15-4. Compare Mode Select in PWM Mode
COM11 COM10 Effect on Output Compare Pins
00
OC1x not connected.
OC1x
not connected.
01
OC1x cleared on compare match. Set whenTCNT1 = $01.
OC1x
set on compare match. Cleared when TCNT1 = $00.
10
OC1x cleared on compare match. Set when TCNT1 = $01.
OC1x
not connected.
11
OC1x Set on compare match. Cleared when TCNT1= $01.
OC1x
not connected.
PWM1x
PWM1x
x = A or B
t
non-overlap=0
t
non-overlap=0