Datasheet

Table Of Contents
116
Atmel | SMART SAM D20 [DATASHEET]
Atmel-42129K–SAM-D20_datasheet–06/2014
15.8.3 CPU Clock Select
Name: CPUSEL
Offset: 0x08
Reset: 0x00
Property: Write-Protected
z Bits 7:3 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to
zero when this register is written. These bits will always return zero when read.
z Bits 2:0 – CPUDIV[2:0]: CPU Prescaler Selection
These bits define the division ratio of the main clock prescaler (2
n
).
Bit76543210
CPUDIV[2:0]
AccessRRRRRR/WR/WR/W
Reset00000000
Table 15-6. CPU Clock Frequency Ratio
CPUDIV[1:0] Description
0x0 Divide by 1
0x1 Divide by 2
0x2 Divide by 4
0x3 Divide by 8
0x4 Divide by 16
0x5 Divide by 32
0x6 Divide by 64
0x7 Divide by 128