Datasheet

807
SAM4S [DATASHEET]
11100E–ATARM–24-Jul-13
36.7.19 TC Fault Mode Register
Name: TC_FMR
Address: 0x400100D8 (0), 0x400140D8 (1)
Access: Read-write
This register can only be written if the WPEN bit is cleared in “TC Write Protect Mode Register” on page 808
• ENCF0: ENable Compare Fault Channel 0
0 = Disables the FAULT output source (CPCS flag) from channel 0.
1 = Enables the FAULT output source (CPCS flag) from channel 0.
• ENCF1: ENable Compare Fault Channel 1
0 = Disables the FAULT output source (CPCS flag) from channel 1.
1 = Enables the FAULT output source (CPCS flag) from channel 1.
31 30 29 28 27 26 25 24
––––––––
23 22 21 20 19 18 17 16
––––––––
15 14 13 12 11 10 9 8
––––––––
76543210
– – – – – – ENCF1 ENCF0