User manual

ManualsBrandsMICROCHIP TECHNOLOGY ManualsDev KitsPCB design board

11176A–ATARM–24-Sep-12

SAM4S-EK2

....................................................................................................................

User Guide

Summary of content (49 pages)

PAGE 1
SAM4S-EK2 ....................................................................................................................
PAGE 2
Section 1 Introduction .................................................................................................................1-1 1.1 SAM4S Evaluation Kit ........................................................................................................ 1-1 1.2 User Guide ......................................................................................................................... 1-1 1.3 References and Applicable Documents ....................................................
PAGE 3
4.4 4.5 Configuration.................................................................................................................... 4-16 4.4.1 PIO Usage ......................................................................................................... 4-16 4.4.2 Jumpers ............................................................................................................. 4-19 4.4.3 Test Points ........................................................................................
PAGE 4
Section 1 Introduction 1.1 SAM4S Evaluation Kit The SAM4S Evaluation Kit (SAM4S-EK2) enables evaluation capabilities and code development of applications running on a SAM4SD32 device. 1.2 User Guide This guide focuses on the SAM4S-EK2 board as an evaluation platform. It is made up of 6 sections: 1.3 Section 1 includes references, applicable documents, acronyms and abbreviations. Section 2 describes the kit contents, its main features and specifications.
PAGE 5
Section 2 Kit Contents 2.1 Deliverables The Atmel® SAM4S-EK2 toolkit contains the following items: Board: – a SAM4S-EK2 board – a universal input AC/DC power supply with US, Europe and UK plug adapters Cables: – one USB cable – one serial RS232 cable A Welcome Letter Figure 2-1. Unpacked SAM4S-EK2 Unpack and inspect the kit carefully. Contact your local Atmel distributor, should you have issues concerning the contents of the kit.
PAGE 6
Kit Contents 2.2 Electrostatic Warning The SAM4S-EK2 board is shipped in a protective anti-static bag. The board must not be subjected to high electrostatic potentials. A grounding strap or similar protective device should be worn when handling the board. Avoid touching the components or any other metallic element of the board.
PAGE 7
Section 3 Power Up 3.1 Power up the Board Unpack the board taking care to avoid electrostatic discharge. Unpack the power supply, select the right power plug adapter corresponding to that of your country, and insert it into the power supply. Connect the power supply DC connector to the board and plug the power supply to an AC power plug. The board LCD should light up and display a welcome page. Then, click or touch the icons displayed on the screen and enjoy the demo. 3.
PAGE 8
Section 4 Evaluation Kit Hardware 4.1 Board Overview This section introduces the Atmel SAM4S-EK2 Evaluation Kit design. It introduces system-level concepts, such as power distribution, memory, and interface assignments. The SAM4S-EK2 board is based on the integration of an ARM® Cortex®-M4 processor with on-board NAND Flash and a set of popular peripherals. It is designed to provide a high performance processor evaluation solution with high flexibility for various kinds of applications. Figure 4-1.
PAGE 9
Evaluation Kit Hardware 4.2 Features List Here is the list of the main board components and interfaces: SAM4SD32 chip LQFP100 package with optional socket footprint 12 MHz crystal 32.768 KHz crystal Optional SMB connector for external system clock input NAND Flash 2.
PAGE 10
Evaluation Kit Hardware The SAM4SD32 features an External Bus Interface (EBI) that permits interfacing to a broad range of external memories and virtually to any parallel peripheral. The SAM4S-EK2 board is equipped with a memory device connected to the SAM4 EBI: One NAND Flash MT29F2G08ABAEA. Figure 4-2.
PAGE 11
Evaluation Kit Hardware The SAM4SD32 chip internally generates the following clocks: 4.3.
PAGE 12
Evaluation Kit Hardware VDDIO pins: Power for the Peripherals I/O lines. The voltage ranges from 1.62V to 3.6V. VDDOUT pin: Output of the internal voltage regulator. VDDCORE pins: Power for the core, including the processor, embedded memories and peripherals. The voltage ranges from 1.62V to 1.95V. VDDPLL pin: Power for the PLL A, PLL B and 12 MHz oscillator. The voltage ranges from 1.62V to 1.95V. Note: 4.3.6 VDDPLL should be decoupled and filtered from VDDCORE.
PAGE 13
Evaluation Kit Hardware 4.3.7.1 RS232 SAM4S-EK2 connects the USART1 bus (including TXD, RXD, RTS, CTS handshake signal controls and EN command) to the DB9 male connector J5 through the RS232 Transceiver MN5. Figure 4-6. USART Evaluation Kit Hardware USART C3 1 4.
PAGE 14
Evaluation Kit Hardware 4.3.8.1 LCD Module The LCD module gets reset from the NRST signal. As explained, this NRST is shared with the JTAG port and the push-button BP1. The LCD chip select signal is connected to NCS1; the jumper JP13 can disconnect it so that this PIO line is available for other custom usage. The SAM4SD32 communicates with the LCD through PIOC where an 8-bit parallel “8080-like” protocol data bus has to be implemented in software. Figure 4-8. LCD Block +3 V3 + C4 3 10 uF PC[0..
PAGE 15
Evaluation Kit Hardware 4.3.8.3 Touch Screen Interface The LCD module integrates a 4-wire touch panel controlled by MN7 (ADS7843) which is a slave device on the SAM4SD32 SPI bus. The controller sends back the information about the X and Y positions, as well as a measurement for the pressure applied to the touch panel. The touch panel can be used with either a stylus or a finger. The ADS7843 touch panel controller connects to the SPI0 interface via the NPCS0 control signal.
PAGE 16
Evaluation Kit Hardware Figure 4-11. JTAG Interface +3V3 R39 100K R40 100K R41 100K R42 100K R43 100K PB4 PB6 PB7 PB5 NRST R44 0R J6 1 3 5 7 9 11 13 15 17 19 VTref Vsupply GND1 nTRST GND2 TDI GND3 TMS GND4 TCK GND5 RTCK GND6 TDO GND7 nSRST DBGRQ GND8 DBGACK GND9 2 4 6 8 10 12 14 16 18 20 DGND 4.3.10 Audio Interface The SAM4S-EK2 board supports both audio recording and playback.
PAGE 17
Evaluation Kit Hardware Figure 4-12. Microphone Input AUDIO IN C6 2 10 0pF AV DD R7 7 47 0R C6 3 22 uF R7 8 1K R7 9 1K R8 0 1K AG ND R8 2 1K R8 4 1K C6 8 1u F R8 5 1K C7 3 22 uF C6 9 1n F R8 8 47 0R R8 7 47 K VCC OUT2 GND 6 R9 3 10 0K AG ND AV DD 8 JP 15 He ade r2 PB 0 VCC3 3 FB 2 C7 4 BN03K 31 4S3 00R 10 0nF R9 1 0R 4 IN2AG ND 5 AG ND R8 3 0R C7 1 22 nF AG ND R9 0 10 0K C7 7 4.
PAGE 18
Evaluation Kit Hardware Using a readily available 1/8-in. (3,5 mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed, a 100-kOhm/1-kOhm divider pulls the ST/MN input low. When a jack plug is inserted, the 1-kOhm resistor is disconnected and the ST/MN input is pulled high. The mono speaker (J10 connector) is also physically disconnected from the RO/MO+ output so that no sound is heard from the speaker while the headphones are inserted. 4.3.
PAGE 19
Evaluation Kit Hardware 4.3.12.2 Analog Input The BNC connector CN1 is connected to the ADC port PB1 as an external analog input. An on-board 50Ohm resistor termination can be applied by closing jumper JP16. A low pass filter can be implemented for the BNC connector CN1 by replacing R94 and C78 with custom resistor and capacitor values, depending on your application requirements.
PAGE 20
Evaluation Kit Hardware Figure 4-18. QST Keys PC25 R51 1K C47 22nF PC24 PC31 R53 K1 DNP 1K C49 22nF PC30 PC29 R55 1K C51 22nF PC28 PC23 R57 1K C52 22nF PC22 PC27 R60 1K C53 22nF PC26 4.3.13.2 Slider A group of channels forms a Slider. A Slider is composed of three channels for a QTouch acquisition method using three pairs of PIOs. Such a sensor is used to detect a linear finger displacement on a sensitive area. A typical implementation is volume control. Figure 4-19.
PAGE 21
Evaluation Kit Hardware 4.3.15 LEDs There are three LEDs on the SAM4S-EK2 board: A blue LED (D2) and a green LED (D3), which are user defined and controlled by the GPIO. A red LED (D4), which is a power LED indicating that the 3.3V power rail is active. It is also controlled by the GPIO and can be treated as a user LED as well. The only difference with the two others is that it is controlled through a MOS transistor.
PAGE 22
Evaluation Kit Hardware Figure 4-23. ZigBEE Interface PA 18 R1 18 PA 17 R1 19 PB 2 PA 12 ZB_RSTN IRQ1_ZBEE SPIO_NPCS2# MISO J1 6 HE 10 5x2 2 4 6 8 10 1 3 5 7 9 0R 0R R1 20 R1 21 0R 0R C9 5 18 pF C9 6 2.2 nF IRQ0_ZBEE SLP_TR MOSI SPCK JP 27 He ade r2 +3 V3 C9 7 2.2 uF DG ND ZIGBEE 4.3.18 PA 16 PA 15 PA 13 PA 14 PIO Expansion The SAM4S-EK2 product features three PIO controllers, PIOA, PIOB and PIOC, which are multiplexed with the I/O lines of the embedded peripherals.
PAGE 23
Evaluation Kit Hardware 4.4 Configuration This section describes the PIO usage, the jumpers, the test points and the solder drops of a SAM4S-EK2 board. 4.4.1 PIO Usage Table 4-1.
PAGE 24
Evaluation Kit Hardware Table 4-1. PIO Port A Pin Assignments and Signal Descriptions (Continued) No I/O Line Peripheral A Peripheral B Peripheral C Extra Function System Function 30 PA29 RI1 TCLK2 MCCK POI_DC5 31 PA30 PWML2 NPCS2 MCDA0 WKUP11 / POI_DC6 MCI data bit 0 32 PA31 NPCS1 PCK2 MCDA1 POI_DC7 MCI data bit 1 Comment MCI clock Table 4-2.
PAGE 25
Evaluation Kit Hardware Table 4-3.
PAGE 26
Evaluation Kit Hardware 4.4.2 Jumpers The SAM4S-EK2 board jumpers are essentially used for two main purposes: functional selection or current measurement. Details are given below. Table 4-4. Jumpers Setting Designation Label Default Setting JP1 JTAG OPEN JP2 ADVREF 1-2 Analog reference voltage selection between 3.3V (close 1-2) and 2.5V (close 2-3) JP3 ERASE OPEN Close to reinitialize the Flash contents and some of its NVM bits.
PAGE 27
Evaluation Kit Hardware Table 4-5. Audio Input Configuration 4.4.3 JP17 JP19 MONO-STEREO INPUT OFF OFF PIN test point (TP12) OFF ON Left-in only ON OFF Right-in only ON ON Sum of Left-in and Right-in Test Points Some test points have been placed on the SAM4S-EK2 board for the verification of important signals. Table 4-6. Test Points 4.4.
PAGE 28
Evaluation Kit Hardware Table 4-7. Disconnecting Possibility Designation Default Assignment PIO R47 0R PA9 R48 0R R2OUT/MN5 R59 0R LCD backlight LED anode R67 0R PA17 R68 0R PC13 R69 0R PA16 R70 0R Vref TSC R118 0R PA18 ZB_RSTN R119 0R PA17 IRQ1_ZBEE R120 0R PA16 IRQ0_ZBEE R121 0R PA15 SLP_TR Table 4-8.
PAGE 29
Evaluation Kit Hardware 4.5 Connectors 4.5.1 Power Supply Connector J9 The SAM4S-EK2 evaluation board can be powered from a 5V DC power supply connected to the external power supply jack J9. The positive pole is the center pin. Figure 4-25. Power Supply Connector J9 Table 4-9. Power Supply Connector J9 Signal Descriptions 4.5.2 Pin Mnemonic Signal Description 1 Center +5 VCC 2 Gnd Ground reference USART Connector J5 With RTS/CTS Handshake Support Figure 4-26.
PAGE 30
Evaluation Kit Hardware 4.5.3 UART Connector J7 Figure 4-27. Male RS232/UART connector J7 Table 4-11. Male RS232/UART Connector J7 Signal Descriptions 4.5.4 Pin Mnemonic Signal Description 1, 4, 6, 7, 8, 9 NC NO CONNECTION 2 TXD TRANSMITTED DATA RS232 serial data output signal 3 RXD RECEIVED DATA RS232 serial data input signal 5 GND GROUND USB Device Connector J15 Figure 4-28. Micro-B USB Connector J15 Table 4-12. Micro-B USB Connector J15 Signal Descriptions 4.5.
PAGE 31
Evaluation Kit Hardware Table 4-13. LCD Connector J8 Signal Descriptions SAM4S-EK2 User Guide Pin Mnemonic Pin Mnemonic 1 3.3V 2 LCD_DB17 (PC7) 3 LCD_DB16 (PC6) 4 LCD_DB15 (PC5) 5 LCD_DB14 (PC4) 6 LCD_DB13 (PC3) 7 LCD_DB12 (PC2) 8 LCD_DB11 (PC1) 9 LCD_DB10 (PC0) 10 LCD_DB09 (NC) 11 LCD_DB08 (NC) 12 LCD_DB07 13 LCD_DB06 (NC) 14 LCD_DB05 (NC) 15 LCD_DB04 (NC) 16 LCD_DB03 (NC) 17 LCD_DB02 (NC) 18 LCD_DB01 (NC) 19 LCD_DB00 (NC) 20 3.
PAGE 32
Evaluation Kit Hardware 4.5.6 JTAG Debugging Connector J6 This JTAG connector is a 20-way Insulation Displacement Connector (IDC) keyed box header (2.54 mm male) that mates with IDC sockets mounted on a ribbon cable. Its signal assignment is compatible with the SAM-ICE or any similar third-party interface. Figure 4-30. JTAG/ICE Connector J6 Table 4-14. JTAG/ICE Connector J6 Signal Descriptions Pin Mnemonic Description This is the target reference voltage.
PAGE 33
Evaluation Kit Hardware Table 4-14. JTAG/ICE Connector J6 Signal Descriptions (Continued) Pin Mnemonic 15 nSRST RESET — 16 GND Common ground. 17 RFU This pin is not connected in SAM-ICE. 18 GND Common ground. 19 RFU This pin is not connected in SAM-ICE. 20 GND Common ground. 4.5.7 Description Active-low reset signal. Target CPU reset signal. SD/MMC - MCI Connector J3 Figure 4-31. SD/MMC Connector J3 Table 4-15.
PAGE 34
Evaluation Kit Hardware 4.5.8 Analog Connector CN1 & CN2 Figure 4-32. Analog Input Connector CN1 and Analog Output CN2, Bottom View Table 4-16. Analog Input, Output Connector CN1, CN2 Signal Descriptions 4.5.9 Pin Mnemonic 1, 2, 3, 4 GND 5 Analog input PB1 for CN1 and analog output PB13 for CN2 respectively RS485 Connector J14 Figure 4-33. RS485 Connector J14 Table 4-17.
PAGE 35
Evaluation Kit Hardware 4.5.10 Headphone Connector J11 Figure 4-34. Headphone J11 Table 4-18. Headphone J11 Signal Descriptions Pin Mnemonic 1 AGND 2 Out left 3 4 5 4.5.11 Out Right ZigBEE Connector J16 Figure 4-35. ZigBee Connector J16 Table 4-19. Connector J16 Signal Descriptions Function Signal Name Port Pin Pin Port Signal Name Function EEPROM for MAC address, CAP array settings and serial number TST: test mode activation CLKM: RF chip clock output Reset /RST 1 2 Misc.
PAGE 36
Evaluation Kit Hardware 4.5.12 PIO Expansion Port C Connector J12 Figure 4-36. PIO Expansion Connector J12 Table 4-20. Connector J12 Signal Descriptions SAM4S-EK2 User Guide Pin Mnemonic Pin Mnemonic 1 +5V or +3.3V 2 +5V or +3.
PAGE 37
Evaluation Kit Hardware 4.5.13 PIO Expansion Port A Connector J13 Figure 4-37. PIO Expansion Connector J13 Table 4-21. Connector J13 Signal Descriptions SAM4S-EK2 User Guide Pin Mnemonic Pin Mnemonic 1 +5V or +3.3V 2 +5V or +3.
PAGE 38
Evaluation Kit Hardware 4.5.14 PIO Expansion Port B Connector J14 Figure 4-38. PIO Expansion Connector J14 Table 4-22. Connector J14 Signal Descriptions SAM4S-EK2 User Guide Pin Mnemonic Pin Mnemonic 1 +5V or +3.3V 2 +5V or +3.3V 3 GND 4 GND 5 PB0 6 PB8 7 PB1 8 PB9 9 PB2 10 PB10 11 PB3 12 PB11 13 PB4 14 PB12 15 PB5 16 PB13 17 PB6 18 PB14 19 PB7 20 NC 21 GND 22 GND 23 3.3V 24 3.
PAGE 39
Section 5 Schematics 5.
PAGE 40
5 4 3 2 1 D D 5 V Input PHONE JACK AUDIO Out (DAC) UART0 ATMEL Cortex-M4 ARM Processor SAM4SD32 (LQFP100) USART1 ADC/ DAC USART1 PIO A, B, C Sheet 6 ICE QTOUCH RS232 HSMCI PIO A, B, C Micro SD NAND FLASH AUDIO In (ADC) POT C POWER C HE 10 RS485 MIC POWER SUPPLY (3.3V) Sheet 4 TOUCH SCREEN Sheet 5 ZIGBEE INTERFACE LEDs, Buttons Board Configuration Sheet B PIO A, B, C Extension Sheet 2 Sheet 3 HE 14 B FS DEVICE USB 2.
PAGE 41
5 4 3 2 1 JUMPER and SOLDERDROP REVISION HISTORY D REV DATA A 2012.
PAGE 42
5 4 3 2 1 PC[0..31] PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PC13 PC14 PC15 PC16 PC17 PC18 PC19 PC20 PC21 PC22 PC23 PC24 PC25 PC26 PC27 PC28 PC29 PC30 PC31 J1 SMA nm 1 3 5 DNP R1 0R nm PA[0..
PAGE 43
5 4 +3V3 PC[0..31] D MN3 MT29F2G08ABAEA 16 17 8 18 CLE ALE RE WE JP9 Header2 9 PC14 PC18 R19 R21 R/B WP 1 2 3 4 5 6 10 11 14 15 20 21 22 23 24 25 26 +3V3 47K R22 0R DNP DGND I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 CE 7 19 0R +3V3 NAND FLASH R16 47K PC17 PC16 PC9 PC10 PA[0..31] 1 4 3 2 1 R15 47K 2 N.C28 N.C27 N.C26 N.C25 N.C24 N.C23 PRE N.C22 N.C21 N.C20 N.C19 N.C18 N.C1 N.C2 N.C3 N.C4 N.C5 N.C6 N.C7 N.C8 N.C9 N.C10 N.C11 N.C12 N.C13 N.C14 N.C15 N.C16 N.
PAGE 44
5 4 3 2 1 +3V3 PA[0..31] + C43 10uF PC[0..31] C44 100nF C45 100nF R49 47K DGND DGND DGND J8 FH26-39S-0.
PAGE 45
5 4 3 AUDIO IN R75 47K R76 1 C62 100pF AVDD R77 470R 2 JP14 J9 Power Jack 2.1mm 1 2 Header2 47K 1 MN9 ZEN056V130A24LS 3 MN10 BNX002-01 1 2 D AGND R84 1K 2 R85 1K C68 1uF C69 1nF 3 R88 470R R83 0R R87 47K AVDD AGND AGND AGND 4 GND MN12 MIC29152WU Micrel's 1.5A LDO, TO263-5 VCC33 +3V3 FB2 BN03K314S300R 1 R91 0R VIN VOUT SD ADJ 3 5 R93 100K C77 4.7uF C 4 5 R89 169K 1% + C75 100uF-TAN-6.
PAGE 46
5 4 3 2 1 PB[0..14] PA[0..31] D D PC[0..
PAGE 47
Section 6 Troubleshooting 6.1 Self-Test A software test package is available to implement a functional test for each section of the board. Refer to the SAM4S-EK2 page on www.atmel.com. 6.2 Board Recovery Closing JP3 and powering the board will assert ERASE and clear GPNVM bit 1, and thereby select the boot from the ROM by default. The MCU will boot from the internal ROM to enable a SAM-BA connection through the UART. Connect the SAM4S-EK2 UART port (J3) to a PC COM port through a RS232 crossover cable.
PAGE 48
Section 7 Revision History 7.1 Revision History Table 7-1. Document Comments 11176A Initial version. SAM4S-EK2 User Guide Change Request Ref.
PAGE 49
Headquarters International Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan 9F, Tonetsu Shinkawa Bldg.