Datasheet

SAM4E [DATASHEET]
Atmel-11157D-ATARM-SAM4E16-SAM4E8-Datasheet_12-Jun-14
932
38.8.5 USART Interrupt Enable Register
Name: US_IER
Address: 0x400A0008 (0), 0x400A4008 (1)
Access: Write-only
For SPI specific configuration, see “USART Interrupt Enable Register (SPI_MODE)” on page 934.
The following configuration values are valid for all listed bit names of this register:
0: No effect
1: Enables the corresponding interrupt.
 RXRDY: RXRDY Interrupt Enable
 TXRDY: TXRDY Interrupt Enable
 RXBRK: Receiver Break Interrupt Enable
 ENDRX: End of Receive Transfer Interrupt Enable (available in all USART modes of operation)
 ENDTX: End of Transmit Interrupt Enable (available in all USART modes of operation)
 OVRE: Overrun Error Interrupt Enable
 FRAME: Framing Error Interrupt Enable
 PARE: Parity Error Interrupt Enable
 TIMEOUT: Time-out Interrupt Enable
 TXEMPTY: TXEMPTY Interrupt Enable
 ITER: Max number of Repetitions Reached Interrupt Enable
 TXBUFE: Buffer Empty Interrupt Enable (available in all USART modes of operation)
 RXBUFF: Buffer Full Interrupt Enable (available in all USART modes of operation)
 NACK: Non Acknowledge Interrupt Enable
 RIIC: Ring Indicator Input Change Enable
31 30 29 28 27 26 25 24
–––––––MANE
23 22 21 20 19 18 17 16
––––CTSICDCDIC DSRIC RIIC
15 14 13 12 11 10 9 8
– – NACK RXBUFF TXBUFE ITER TXEMPTY TIMEOUT
76543210
PARE FRAME OVRE ENDTX ENDRX RXBRK TXRDY RXRDY