Datasheet

13
2552KS–AVR–04/11
ATmega329/3290/649/6490
Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses
should never be written.
2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these
registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI
instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The
CBI and SBI instructions work with registers 0x00 to 0x1F only.
4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O
Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The
ATmega329/3290/649/6490 is a complex microcontroller with more peripheral units than can be supported within the 64
location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only
the ST/STS/STD and LD/LDS/LDD instructions can be used.
0x25 (0x45)
Reserved - - - - - - - -
0x24 (0x44)
TCCR0A FOC0A WGM00 COM0A1 COM0A0 WGM01 CS02 CS01 CS00 103
0x23 (0x43)
GTCCR TSM - - - - - PSR2 PSR10 108/157
0x22 (0x42)
EEARH - - - - - EEPROM Address Register High 22
0x21 (0x41)
EEARL EEPROM Address Register Low 22
0x20 (0x40)
EEDR EEPROM Data Register 22
0x1F (0x3F)
EECR
- - - - EERIE EEMWE EEWE EERE 22
0x1E (0x3E)
GPIOR0 General Purpose I/O Register 25
0x1D (0x3D)
EIMSK PCIE3 PCIE2 PCIE1 PCIE0
- - -INT0 55
0x1C (0x3C)
EIFR PCIF3 PCIF2 PCIF1 PCIF0 - - -INTF0 56
0x1B (0x3B)
Reserved - - - - - - - -
0x1A (0x3A)
Reserved - - - - - - - -
0x19 (0x39)
Reserved - - - - - - - -
0x18 (0x38)
Reserved - - - - - - - -
0x17 (0x37)
TIFR2 - - - - - -OCF2ATOV2157
0x16 (0x36)
TIFR1 - -ICF1- -OCF1BOCF1ATOV1138
0x15 (0x35)
TIFR0 - - - - - -OCF0ATOV0106
0x14 (0x34)
PORTG - - - PORTG4 PORTG3 PORTG2 PORTG1 PORTG0 89
0x13 (0x33)
DDRG - - - DDG4 DDG3 DDG2 DDG1 DDG0 89
0x12 (0x32)
PING - -PING5 PING4 PING3 PING2 PING1 PING0 89
0x11 (0x31)
PORTF PORTF7 PORTF6 PORTF5 PORTF4 PORTF3 PORTF2 PORTF1 PORTF0 89
0x10 (0x30)
DDRF DDF7 DDF6 DDF5 DDF4 DDF3 DDF2 DDF1 DDF0 89
0x0F (0x2F)
PINFPINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 89
0x0E (0x2E)
PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 88
0x0D (0x2D)
DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 88
0x0C (0x2C)
PINEPINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 89
0x0B (0x2B)
PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 88
0x0A (0x2A)
DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 88
0x09 (0x29)
PINDPIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 88
0x08 (0x28)
PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 88
0x07 (0x27)
DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 88
0x06 (0x26)
PINCPINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 88
0x05 (0x25)
PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 87
0x04 (0x24)
DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 87
0x03 (0x23)
PINBPINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 87
0x02 (0x22)
PORTA P OR TA7 P O RTA 6 P O RTA 5 P ORTA 4 P ORTA 3 P OR TA2 P O RTA 1 P O RTA 0 87
0x01 (0x21)
DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 87
0x00 (0x20)
PINAPINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 87
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page