Datasheet

1291
SAM9X35 [DATASHEET]
11055E–ATARM–10-Mar-2014
Note: 1. “rfo” indicates changes requested during the document review and approval loop.
PMC:
Section 22.2 “Embedded Characteristics”,
266 MHz DDR system clock --> 133 MHz DDR system clock
Then DDR system clock --> DDR clock.
Figure 22-2 “General Clock Block Diagram”:
- Prescaler /1,/2,/4,.../64 --> Prescaler /1,/2,/3,/4,.../64 (for Master Clock Controller).
- SysClk DDR --> 2x MCK, and connection added above with /2 block and DDRCK.
Section 22.3 “Master Clock Controller”, ...and the division by 6 --> ...and the division by 3
Section 22.7 “LP-DDR/DDR2 Clock”, sentences with ‘ SysClk’ removed.
Section 22.13.11 “PMC Master Clock Register”:
- Value 7 for PRES field no more reserved, now with CLOCK_DIV3, Selected clock divided by 3.
- MDIV field, references to ‘SysClk DDR’ removed (x4).
7975
rfo
7974
8006
UHPHS:
“OHCI”, Figure 32-2 “Board Schematics to Interface UHP Device Controller” added, with an introducing
sentence.
8016
Electrical Characteristics:
Section 47.12 “USB Transceiver Characteristics” added (extracted from SAM9G20 - 6384E: Section 41.7, Figure
41-23 and Table 41-46).
8016
Errata:
Section 50.1 “Boot Sequence Controller (BSC)” added as the BSC_CR register does not conply with the
programmer description.
Section 50.5 “USB High Speed Host Port (UHPHS)” removed.
7996
rfo
Doc. Rev.
11055A Comments
Change
Request
Ref.
1st issue
Doc. Rev.
11055B Comments
Change
Request
Ref.
(1)