Datasheet

694
SAM9G35 [DATASHEET]
11053E–ATARM–10-Mar-2014
When DLYBCT equals zero, no delay between consecutive transfers is inserted and the clock keeps its duty cycle over the char-
acter transfers.
Otherwise, the following equation determines the delay:
Delay Between Consecutive Transfers
32 DLYBCT×
MCK
------------------------------------
=