Datasheet

172
SAM9G25 [DATASHEET]
11032D–ATARM–10-Mar-2014
20.4 Slow Clock Configuration (SCKC) User Interface
Table 20-1. Register Mapping
Offset Register Name Access Reset
0x0 Slow Clock Configuration Register SCKC_CR Read-write 0x0000_0001