Datasheet

163
SAM9G15 [DATASHEET]
11052D–ATARM–31-Oct-12
20.4 Slow Clock Configuration (SCKC) User Interface
Table 20-1. Register Mapping
Offset Register Name Access Reset
0x0 Slow Clock Configuration Register SCKC_CR Read-write 0x0000_0001