Datasheet

1162
SAM9G15 [DATASHEET]
11052D–ATARM–31-Oct-12
Doc. Rev.
11052C
Comments Change
Request
Ref.
HSMCI:
Added missing component.
8074
Doc. Rev.
11052B
Comments Change
Request
Ref.
System Controller:
Figure 7-1, “SAM9G15 System Controller Block Diagram” , DDR sysclk --> DDRCK.
rfo
ADC:
Section 41.1 “Description” updated to show Touchscreen information.
7987
DMAC:
FIFO size table removed from Section 31.1 “Description”, as the size depends on DMAC0 (see Section 31.2.1
“DMA Controller 0”) and DMAC1 (see Section 31.2.2 “DMA Controller 1”).
8004
MATRIX:
Section 25.7.6.1 “EBI Chip Select Assignment Register”, description of NFD0_ON_D16 bitfield updated.
8008
PMC:
Section 22.2 “Embedded Characteristics”, 266 MHz DDR system clock --> 133 MHz DDR system clock.
Then DDR system clock --> DDR clock.
Figure 22-2,“General Clock Block Diagram” :
- Prescaler /1,/2,/4,.../64 --> Prescaler /1,/2,/3,/4,.../64 (for Master Clock Controller.)
- SysClk DDR --> 2x MCK, and connection added above with /2 block and DDRCK.
Section 22.3 “Master Clock Controller”, ...and the division by 6 --> ...and the division by 3.
Section 22.7 “LP-DDR/DDR2 Clock”, sentences with ‘ SysClk’ removed.
Section 22.13.11 “PMC Master Clock Register”:
- Value 7 for PRES field no more reserved, now with CLOCK_DIV3, Selected clock divided by 3.
- MDIV field, references to ‘SysClk DDR’ removed (x4).
7975
rfo
7974
8006
UHPHS:
Section 33.6.3 “OHCI”, Figure 33-2 “Board Schematic to Interface UHP High-speed Host Controller” added, with
an introducing sentence.
8016
Electrical Characteristics:
Section 45.12 “USB Transceiver Characteristics” added (extracted from SAM9G20 - 6384E: Section 41.7, Figure
41-23 and Table 41-46).
8016
Errata:
Section 48.1 “Boot Sequence Controller (BSC)” added as the BSC_CR register does not comply with the
programmer description.
Section 47.5 “USB High Speed Host Port (UHPHS)” removed.
7996
rfo