Datasheet
250
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
In accordance with the Table 21-6, these 3 bits select the interrupt event which will generate the
trigger of the start of conversion. The start of conversion will be generated by the rising edge of
the selected interrupt flag whether the interrupt is enabled or not. In case of trig on PSCnASY
event, there is no flag. So in this case a conversion will start each time the trig event appears
and the previous conversion is completed
Table 21-6. ADC Auto Trigger Source Selection for non amplified conversions
ADTS3 ADTS2 ADTS1 ADTS0 Description
0000Free Running Mode
0 0 0 1 Analog Comparator 0
0 0 1 0 External Interrupt Request 0
0 0 1 1 Timer/Counter0 Compare Match
0 1 0 0 Timer/Counter0 Overflow
0 1 0 1 Timer/Counter1 Compare Match B
0 1 1 0 Timer/Counter1 Overflow
0 1 1 1 Timer/Counter1 Capture Event
1 0 0 0 PSC0ASY Event
(1)
1. For trigger on any PSC event, if the PSC uses the PLL clock, the core must use PLL/4 clock
source.
1 0 0 1 PSC1ASY Event
(1)
1 0 1 0 PSC2ASY Event
(1)
1 0 1 1 Analog comparator 1
1 1 0 0 Analog comparator 2
1101Reserved
1110Reserved
1111Reserved
Table 21-7. ADC Auto Trigger Source Selection for amplified conversions
ADTS3 ADTS2 ADTS1 ADTS0 Description
0000Free Running Mode
0001Reserved
0010Reserved
0011Reserved
0100Reserved
0101Reserved
0110Reserved
0111Reserved
1 0 0 0 PSC0ASY Event
(1)
1 0 0 1 PSC1ASY Event
(1)