User manual

Atmel AVR32924: UC3-L0 XPLAINED Hardware User’s Guide [APPLICATION NOTE]
32156C−AVR−06/2013
15
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
D D
C C
B B
A A
2
M CU. Sc h Do c
276/ 4/ 2013 5: 16: 53 PM
UC3- L0 XPLAI NED
ATM EL Nor way
Vest r e Rost en 79
N- 7075 TI LLER
NO RW A Y
PAG E: o f
TI TLE:
Docum ent num ber :
Rev ision: 4
Da t e :
*
*
*
100n
C101
2. 2uF
C100
GND
100n
C101
2. 2uF
C100
GND
Clo s e t o VDDCO RE
100n
C103
GND
Close t o VDDI N/ G ND
100n
C103
GND
100n
C104
GND
Clo s e t o VDDI O / G ND pa ir s
100n
C1 0 5
GND
GND
VCC_ M CU_ P 3 V3
VCC_ CO RE_ P1 V8
100n
C1 0 6
VCC_ VDDANA
GND
100n
C104
GND
100n
C1 0 5
GND
100n
C1 0 6
VCC_ VDDANAVCC_ VDDANA
GND
Clo s e t o VDDA NA/ G NDANA
GND
VCC_ADVREF
VCC_ VDDANA
PI N1
PI N2
PI N3
PI N4
PI N5
PI N6
PI N7
PI N8
J4
USART1 _ RXD
USART1 _ TXD
HEADER J 4
PI N1
PI N2
PI N3
PI N4
PI N5
PI N6
PI N7
PI N8
J2
ADC4
ADC6
ADC7
ADC0
HEADER J 2
SPI _ CS
SPI _ M I SO
SPI _ M O SI
SPI _ SCK
Da t a f la s h
SPI 0 _ S CK
SPI 0 _ CS3
SPI 0 _ M O SI
SPI 0 _ M I SO
Dataflash
LED0
LED1
LEDS
LEDS
PW M
ADC
NT C_ AD C
SENSO RS
ADC0
SENSO RS
TM S
TDO
TDI
TCK
RESET
JTAG
JTAG
JTAG _TM S
JTAG _TDO
JTAG _TDI
JTAG _TCK
RESET
XI N3 2
XO UT3 2
XTA L
XTAL
PI N1
PI N2
PI N3
PI N4
PI N5
PI N6
PI N7
PI N8
J1
PI N1
PI N2
PI N3
PI N4
PI N5
PI N6
PI N7
PI N8
J3
HEADER J 1
HEADER J 3
TW I 0_SDA
TW I 0_SCL
RESET
JTAG _TDI
JTAG _TCK
JTAG _TDO
JTAG _TM S
G REEN
RED
BL UE
RG B L E D
RG BL ED
XI N3 2
XO UT3 2
XI N32
XO UT3 2
TW I 0_ SCL
SPI 0 _ M I SO
SPI 0 _ M O SI
SPI 0 _ SCK
SPI 0 _ CS0
USART1 _ RXD
USART1 _ TXD
A DC0 A DC1/QMATRIX _X7
ADC8/ Q M ATRI X_X13
A DC5/QMATRIX _X10
ADC6
TW I 0_SDA
TW I 0_SCL
SPI 0_M O SI
SPI 0_M ISO
SPI 0_M ISO
SPI 0_M O SI
SPI 0_SCK
SPI 0_SCK
SPI 0 _ CS0
SPI 0 _ CS2
SPI 0 _ CS2
SPI 0 _ CS3
TW I0_SDA
VCC_ M CU_ P3 V 3
VCC_ CO RE_ P1 V8
VCC_ M CU_ P3 V 3 VCC_ M CU_ P3 V 3
PW M A0
PWMA4/QTOUCH_SNS15
PW M A1
PW M A2
0R
R102
BL M 1 8 HE15 2 SN1
L 100
0R
R1 0 4
0R
R103
ADC0
VCC_ CO RE_ P1 V8 VCC_ VDDANA VCC_ADVREF
0R
R102
BL M 18HE152SN1
L100
0R
R1 0 4
0R
R103
A DC0
VCC_ CO RE_ P1 V8 VCC_ VDDANA VCC_ADVREF
TP100 TP101 TP102
USART1 _ RXD
USART1 _ TXD
1. 8V domain and analog volt ag es
47k
R1 0 0
47k
R1 0 1
VCC_P3 V3
47k47k
R1 0 0R1 0 0
47k47k
R1 0 1R1 0 1
VCC_P3 V3VCC_P3 V3
TW I Pu ll- Up s
TW I 0_SCL
TW I 0_SDA
BUTTO N
Q T O UCH_ BUT T O N
22n
C1 0 8
X0
X1
X2
X3
YK0
Q M AT RI X_SL I DER
Q M AT RI X_ SL I DER
4. 7n
C1 0 9
Q M AT RI X_YK3
Q M AT RI X_Y3
TW I 0_SCL
TW I 0_SDA
0R
R106
VCC_ M CU_ P 3 V3
Add this resistor for 1. 8V
operation (VCC_MCU_P3V3
must be 1. 8V) .
Add r esis t or 103 and r emove
r esist or 104 if an ext er nal
r efer ence should be connect ed
fr om header J2, pin 0.
GND
ADC2 / ACRE F
J100
SM D- STRAP_ CL O SED
Q M AT RI X_Y3
Q M AT RI X_YK3
ADC7
PW M A0
PW M A1
PW M A 0 PW M A 1
PW M A0
PW M A 2 PWMA3/QMATRIX_X11
PW M A5 / Q TO UCH_SNSK1 5
PW M A6
PW M A2
PW M A6
PW M A7 / BT N0
PW M A6
A DC4
ADC4
USART2 _ RXD
USART2 _ TXD
BC_USART2 _ TXD
BC_USART2 _ RXD
USART2 _ TXD
USART2 _ RXD
GND _ 0
1
PA0 9
2
PA0 8
3
PA0 3
4
PB1 2
5
PB0 0
6
PB0 2
7
PB0 3
8
PA2 2
9
PA0 6
10
PA0 0
11
PA0 5
12
PA0 2
13
PA0 1
14
PA0 7
15
PB0 1
16
VDDI N
17
VDDCORE
18
GND _ 1
19
PB0 5
20
PB0 4
21
RESET_N
22
PB1 0
23
PA2 1
24
PA2 0
25
PA1 3
26
PA1 1
27
PA0 4
28
PB0 9
29
PB0 6
30
PB0 7
31
PB0 8
32
GND A N A
33
ADVREFP
34
VDDANA
35
PA1 4
36
PA1 5
37
PA1 6
38
PA1 7
39
PA1 9
40
PA1 8
41
VDDI O_0
42
GND _ 2
43
PB1 1
44
GND _ 3
45
PA1 0
46
PA1 2
47
VDDI O_1
48
AT32UC3L 064- AUT
U100
PW M A5 / Q TO UCH_SNSK1 5
PW M A4 / Q TO UCH_SNS1 5
ADC8 / Q M AT RI X_ X1 3
PW M A3 / Q M AT RI X_ X1 1
ADC1 / Q M AT RI X_ X7
ADC5 / Q M AT RI X_ X1 0
ADC1/ Q M ATRI X_ X7
ADC5/ Q M ATRI X_X10
ADC2 / ACRE F
A DC2/ACREF
PW M A3 / Q M ATRI X_ X1 1
PW M A 5 / Q T O UCH_ S NS K1 5
PW M A 4 / Q T O UCH_ S NS 1 5
ADC8/ Q M ATRI X_X13
PW M A7
PW M A7
PW M A7 / BT N0
But t on/ LED SC pr ot ec t ion
PW M A7PW M A7 / BT N0
680R
R1 0 5
1k
R107
1k
R108
1k
R109
1k
R110
4. 7uF
C102
1k
R111
4. 7uF
C107