Datasheet

542
32072H–AVR32–10/2012
AT32UC3A3
• TXRDY: Transmit Ready
This bit is set when the THR register is empty.
This bit is cleared when data has been loaded in the THR register and is waiting to be loaded in the TSR register.