Datasheet

ManualsBrandsMICROCHIP TECHNOLOGY ManualsIntegrated Circuits (ICs)PDIP 8 4 kBit 2 x 256 x 8

 2009 Microchip Technology Inc. DS21708K-page 1

24AA04/24LC04B

Device Selection Table

Features:

• Single Supply with Operation down to 1.7V for

24AA04 Devices, 2.5V for 24LC04B Devices

• Low-Power CMOS Technology:

- Read current 1 mA, typical

- Standby current 1 A, typical

• 2-Wire Serial Interface, I

C™ Compatible

• Schmitt Trigger inputs for Noise Suppression

• Output Slope Control to eliminate Ground Bounce

• 100 kHz and 400 kHz Clock Compatibility

• Page Write Time 3 ms, typical

• Self-Timed Erase/Write Cycle

• 16-Byte Page Write Buffer

• Hardware Write-Protect

• ESD Protection >4,000V

• More than 1 Million Erase/Write Cycles

• Data Retention >200 Years

• Factory Programming Available

• Packages include 8-lead PDIP, SOIC, TSSOP,

DFN, TDFN, MSOP and 5-lead SOT-23 or 4-lead

Chip Scale

• Pb-Free and RoHS Compliant

• Temperature Ranges:

- Industrial (I): -40°C to +85°C

- Automotive (E): -40°C to +125°C

Description:

The Microchip Technology Inc. 24AA04/24LC04B

(24XX04*) is a 4 Kbit Electrically Erasable PROM. The

device is organized as two blocks of 256 x 8-bit

memory with a 2-wire serial interface. Low-voltage

design permits operation down to 1.7V, with standby

and active currents of only 1 A and 1 mA,

respectively. The 24XX04 also has a page write

capability for up to 16 bytes of data. The 24XX04 is

available in the standard 8-pin PDIP, surface mount

SOIC, TSSOP, 2x3 DFN, 2x3 TDFN, and MSOP

packages and is also available in the 5-lead SOT-23, or

4-lead Chip Scale package.

Block Diagram

Package Types

Part

Number

VCC

Range

Max. Clock

Frequency

Temp.

Ranges

24AA04 1.7-5.5 400 kHz

(1)

24LC04B 2.5-5.5 400 kHz I, E

Note 1: 100 kHz for VCC <2.5V.

EEPROM

Array

Page

YDEC

XDEC

Sense Amp.

Memory

Control

Logic

I/O

Control

Logic

I/O

SDA

SCL

VSS

R/W Control

Latches

Generator

VCC

SCL

SDA

PDIP/MSOP/SOIC/TSSOP

DFN/TDFN

SCL

SDA

SOT-23-5

SCL

Vss

SDA

Vcc

Note 1: Pins A0, A1 and A2 are not used by the 24XX04. (No internal connections).

2: Available in I-temp, “AA” only.

CS (Chip Scale)

SDA

SCL

(Top Down View,

Balls Not Visible)

4K I

™

Serial EEPROM

* 24XX04 is used in this document as a generic part number for the 24LC04/24LC04B devices.

Summary of content (34 pages)

PAGE 1
24AA04/24LC04B 4K I2C™ Serial EEPROM Device Selection Table Description: Part Number VCC Range Max. Clock Frequency Temp. Ranges 24AA04 1.7-5.5 400 kHz(1) I 2.5-5.5 400 kHz I, E 24LC04B Note 1: The Microchip Technology Inc. 24AA04/24LC04B (24XX04*) is a 4 Kbit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.
PAGE 2
4AA04/24LC04B 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings (†) VCC .............................................................................................................................................................................6.5V All inputs and outputs w.r.t. VSS ......................................................................................................... -0.3V to VCC +1.0V Storage temperature ..........................................................................
PAGE 3
24AA04/24LC04B TABLE 1-2: AC CHARACTERISTICS AC CHARACTERISTICS Param. No. Sym. Characteristic Industrial (I): Automotive (E): TA = -40°C to +85°C, VCC = +1.7V to +5.5V TA = -40°C to +125°C, VCC = +2.5V to +5.5V Min. Typ. Max. Units Conditions 1 FCLK Clock frequency — — — — 400 100 kHz 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA04) 2 THIGH Clock high time 600 4000 — — — — ns 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA04) 3 TLOW Clock low time 1300 4700 — — — — ns 2.
PAGE 4
24AA04/24LC04B FIGURE 1-1: BUS TIMING DATA 5 4 2 3 SCL 7 SDA IN 8 10 9 6 14 12 11 SDA OUT FIGURE 1-2: BUS TIMING START/STOP D4 SCL 6 7 10 SDA Start DS21708K-page 4 Stop © 2009 Microchip Technology Inc.
PAGE 5
24AA04/24LC04B 2.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 2-1.
PAGE 6
24AA04/24LC04B 3.0 FUNCTIONAL DESCRIPTION The 24XX04 supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX04 works as slave.
PAGE 7
24AA04/24LC04B 5.0 DEVICE ADDRESSING A control byte is the first byte received following the Start condition from the master device. The control byte consists of a four-bit control code. For the 24XX04, this is set as ‘1010’ binary for read and write operations. The next two bits of the control byte are “don’t cares” for the 24XX04. The last bit, B0, is used by the master device to select which of the two 256-word blocks of memory are to be accessed.
PAGE 8
24AA04/24LC04B 6.0 WRITE OPERATION 6.1 Byte Write 6.2 Following the Start condition from the master, the device code (4 bits), the block address (3 bits) and the R/W bit, which is a logic-low, is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow once it has generated an Acknowledge bit during the ninth clock cycle.
PAGE 9
24AA04/24LC04B FIGURE 6-2: PAGE WRITE Bus Activity Master S T A R T SDA Line S 1 0 1 0 x x B0 0 Control Byte Bus Activity x = “don’t care” © 2009 Microchip Technology Inc.
PAGE 10
24AA04/24LC04B 7.0 ACKNOWLEDGE POLLING Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the master, the device initiates the internally-timed write cycle and ACK polling can then be initiated immediately. This involves the master sending a Start condition followed by the control byte for a write command (R/W = 0).
PAGE 11
24AA04/24LC04B 8.0 READ OPERATION 8.3 Sequential Read Read operations are initiated in the same way as write operations, with the exception that the R/W bit of the slave address is set to ‘1’. There are three basic types of read operations: current address read, random read and sequential read. Sequential reads are initiated in the same way as a random read, except that once the 24XX04 transmits the first data byte, the master issues an acknowledge as opposed to a Stop condition in a random read.
PAGE 12
24AA04/24LC04B FIGURE 8-2: RANDOM READ S T A R T Bus Activity Master S T A R T Word Address (n) Control Byte Block Select Bits Bus Activity A C K A C K Bus Activity Master SDA Line Bus Activity P A C K Block Select Bits N o A C K x = “don’t care” FIGURE 8-3: S T O P Data (n) S 1 0 1 0 x x B0 1 S 1 0 1 0 x x B0 0 SDA Line Control Byte SEQUENTIAL READ Control Byte Data (n) Data (n + 1) Data (n + 2) S T O P Data (n + x) P 1 A C K A C K A C K A C K N o A C K DS21708K-page 12 ©
PAGE 13
24AA04/24LC04B 9.0 PACKAGING INFORMATION 9.1 Package Marking Information 8-Lead PDIP (300 mil) XXXXXXXX T/XXXNNN YYWW 8-Lead SOIC (3.90 mm) XXXXXXXT XXXXYYWW NNN 8-Lead TSSOP Example: 24LC04B I/P e3 13F 0527 Example: 24LC04BI SN e3 0527 13F Example: XXXX 4L04 TYWW I527 NNN 13F 8-Lead MSOP Example: XXXXXT 4L4BI YWWNNN 52713 5-Lead SOT-23 XXNN 8-Lead 2x3 DFN XXX YWW NN © 2009 Microchip Technology Inc.
PAGE 14
24AA04/24LC04B Example: 8-Lead 2x3 TDFN A34 527 13 XXX YWW NN Example: 4-Lead Chip Scale X 3 1st Line Marking Codes Part Number SOT-23 TSSOP DFN TDFN MSOP I Temp. E Temp. I Temp. E Temp. I Temp. E Temp. 24AA04 4A04 4A04T B3NN — 231 — A31 — 24LC04B 4L04 4L4BT M3NN N3NN 234 235 A34 A35 Note: T = Temperature grade (I, E) NN = Alphanumeric traceability code Legend: XX...
PAGE 15
24AA04/24LC04B 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 N NOTE 1 E1 1 3 2 D E A2 A L A1 c e eB b1 b 6 &! ' ! 9 ' &! 7"') % ! 7,8. 7 7 & ; < & & 7: 1 , = = - 1 ! & & = = .
PAGE 16
24AA04/24LC04B ! "" #$ %& ! ' 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 D e N E E1 NOTE 1 1 2 3 α h b h A2 A c φ L A1 β L1 6 &! ' ! 9 ' &! 7"') % ! 99 . . 7 7 7: ; < & : 8 & = = = = = # # 4 4 !! & # %% + 1 , : > #& . # # 4 > #& .
PAGE 17
24AA04/24LC04B ! "" #$ %& ! ' 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 © 2009 Microchip Technology Inc.
PAGE 18
24AA04/24LC04B () )" * ! ( +%+ ( ! 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 D N E E1 NOTE 1 1 2 b e c A φ A2 A1 L L1 6 &! ' ! 9 ' &! 7"') % ! 99 . . 7 7 7: ; < & : 8 & = = < = # # 4 4 !! & # %% ? 1 , : > #& . # # 4 > #& .
PAGE 19
24AA04/24LC04B , " ! * - , , ! 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 D N E E1 NOTE 1 1 2 e b A2 A c φ L L1 A1 6 &! ' ! 9 ' &! 7"') % ! 99 . . 7 7 7: ; < & : 8 & = = < = # # 4 4 !! & # %% ? 1 , : > #& . # # 4 > #& .
PAGE 20
24AA04/24LC04B . ! (" " !( !( / 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 b N E E1 3 2 1 e e1 D A2 A c φ A1 L L1 6 &! ' ! 9 ' &! 7"') % ! 99 . . 7 7: ; 7 9 # & 1 , :"&! # 9 # & : 8 & = < = - = : > #& . = - # # 4 > #& .
PAGE 21
24AA04/24LC04B 0 $ * - ,' /1 1 %& 0 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 e D b N N L K E2 E EXPOSED PAD NOTE 1 NOTE 1 2 1 2 1 D2 BOTTOM VIEW TOP VIEW A A3 A1 NOTE 2 6 &! ' ! 9 ' &! 7"') % ! 99 . .
PAGE 22
24AA04/24LC04B 0 $ * - ,' /1 1 %& 0 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 DS21708K-page 22 © 2009 Microchip Technology Inc.
PAGE 23
24AA04/24LC04B 0 $ * - , /1 1 %2. ( 0 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 © 2009 Microchip Technology Inc.
PAGE 24
AA04/24LC04B 0 $ * - , /1 1 %2. ( 0 3 & ' !& " & 4 # * !( ! ! & 4 % & & # & && 255*** ' '5 4 DS21708K-page 24 © 2009 Microchip Technology Inc.
PAGE 25
24AA04/24LC04B Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging © 2009 Microchip Technology Inc.
PAGE 26
24AA04/24LC04B Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS21708K-page 26 © 2009 Microchip Technology Inc.
PAGE 27
24AA04/24LC04B Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging © 2009 Microchip Technology Inc.
PAGE 28
24AA04/24LC04B APPENDIX A: REVISION HISTORY Revision C Corrections to Section 1.0, Electrical Characteristics. Revision D Added DFN package. Revision E Revised Figure 3-2 Control Byte Allocation; Figure 4-1 Byte Write; Figure 4-2 Page Write; Section 6.0 Write Protection; Figure 7-1 Current Address Read; Figure 72 Random Read; Figure 7-3 Sequential Read. Revision F (01/2007) Revised Features section; Changed 1.8V to 1.7V in Tables and text; Revised Ambient Temperature, Section 1.
PAGE 29
24AA04/24LC04B THE MICROCHIP WEB SITE CUSTOMER SUPPORT Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers.
PAGE 30
24AA04/24LC04B READER RESPONSE It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this document.
PAGE 31
24AA04/24LC04B PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PART NO. Device X /XX Temperature Package Range Examples: a) b) = 1.7V, 4 Kbit I2C Serial EEPROM = 1.7V, 4 Kbit I2C Serial EEPROM (Tape and Reel) 24LC04B: = 2.5V, 4 Kbit I2C Serial EEPROM 24LC04BT: = 2.
PAGE 33
Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet. • Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. • There are dishonest and possibly illegal methods used to breach the code protection feature.
PAGE 34
WORLDWIDE SALES AND SERVICE AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.