Datasheet
MAX9247/MAX9248 Evaluation Kit
Evaluates: MAX9247/MAX9248
_______________________________________________________________________________________ 5
Table 1. MAX9247/MAX9248 EV Kit Jumper Descriptions (JU1−JU21) (continued)
Detailed Description of Hardware
The MAX9247/MAX9248 EV kit provides a proven design
to evaluate the MAX9247 27-bit, 2.5MHz to 42MHz
DC-balanced LVDS serializer and the MAX9248 27-bit,
2.5MHz to 42MHz DC-balanced LVDS deserializer. The
MAX9247 serializes 27 bits of parallel input data, 18 bits
of video, and 9 bits of control to a serial data stream.
The MAX9248 deserializes the LVDS serial input, which
converts to 18 bits of parallel video data and 9 bits of
parallel control data.
Input Signals
The MAX9247 accepts 27-bit parallel data, 18 video data
bits, and 9 control data bits. The 27-bit pattern is sup-
plied to the EV kit by connecting a data generator to the
four 20-pin headers (H6–H9), or by connecting selected
pins of H6–H9 to high/low LVCMOS/LVTTL states. See
Table 2 for input bit locations designated on H6–H9.
Data-Enable Input (DE_IN)
The MAX9247 DE_IN pin is accessible through header
H6-13. Driving the pin high selects RGB_IN[17:0] to be
latched. Driving the pin low selects CNTL_IN[8:0] to be
latched.
Input and Output Clocks
The MAX9247 parallel input clock (PCLK_IN) is acces-
sible through H5-5 or SMA connector P4 (see Table 3).
Apply a clock frequency to the access points, which
latches data and control inputs and provides the PLL
clock.
The MAX9248 reference clock (REFCLK) input is acces-
sible through H3-5 or SMA connector P3 (see Table 3).
Apply a reference clock to the access point that is within
Q2% of the MAX9247 serializer PCLK_IN frequency.
Output Signals
The MAX9248 outputs 27-bit parallel data, 18 video data
bits, and 9 control data bits at LVCMOS/LVTTL levels on
the 40-pin headers (H1 and H2). To sample the 27-bit
*Default position.
Table 2. Video and Control Data Inputs
Table 3. Input/Output Clock Locations
JUMPER FUNCTION
SHUNT
POSITION
DESCRIPTION
JU21
Board-supply
connectivity
1-2*
Connects DVCC1 to LVCC1. This shunt reduces the number of supplies
required to operate the EV kit.
Board-supply
connectivity
Open
Disconnects DVCC1 from LVCC1. The 2-pin header can be utilized for
supply current measurements.
INPUT SIGNALS DESIGNATION DESCRIPTION
RGB_IN0 H9-1 Input video bit 0
RGB_IN1 H9-3 Input video bit 1
RGB_IN2 H9-5 Input video bit 2
RGB_IN3 H9-7 Input video bit 3
RGB_IN4 H9-9 Input video bit 4
RGB_IN5 H9-11 Input video bit 5
RGB_IN6 H9-13 Input video bit 6
RGB_IN7 H8-1 Input video bit 7
RGB_IN8 H8-3 Input video bit 8
RGB_IN9 H8-5 Input video bit 9
RGB_IN10 H8-7 Input video bit 10
RGB_IN11 H8-9 Input video bit 11
RGB_IN12 H8-11 Input video bit 12
RGB_IN13 H8-13 Input video bit 13
RGB_IN14 H7-1 Input video bit 14
RGB_IN15 H7-3 Input video bit 15
RGB_IN16 H7-5 Input video bit 16
RGB_IN17 H7-7 Input video bit 17
CNTL_IN0 H7-9 Input control bit 0
CNTL_IN1 H7-11 Input control bit 1
CNTL_IN2 H7-13 Input control bit 2
CNTL_IN3 H6-1 Input control bit 3
CNTL_IN4 H6-3 Input control bit 4
CNTL_IN5 H6-5 Input control bit 5
CNTL_IN6 H6-7 Input control bit 6
CNTL_IN7 H6-9 Input control bit 7
CNTL_IN8 H6-11 Input control bit 8
SIGNAL DESIGNATION
PCLK_IN H5-5 or P4
REFCLK H3-5 or P3