Datasheet

MAX4822–MAX4825
When CS is low (MAX4822/MAX4823 device is select-
ed), data at DIN is clocked into the shift register syn-
chronously with SCLK’s rising edge. Driving CS from
low to high latches the data in the shift register (Figures
5 and 6).
DOUT is the output of the shift register. Data appears
on DOUT synchronously with SCLK’s falling edge and
is identical to the data at DIN delayed by eight clock
cycles for the MAX4823, or 16 clock cycles for the
MAX4822. When shifting the input data, A7 is the first
input bit in and out of the shift register for the MAX4822
device. D7 is the first bit in or out of the shift register for
+3.3V/+5V, 8-Channel Relay Drivers with Fast
Recovery Time and Power-Save Mode
10 ______________________________________________________________________________________
ADDRESS [A7...A0]
ACTIVE REGISTER
00h Output Control Register—OUTR
01h
P o w e r - S a ve C o n fi g u r a ti o n
R e g i s t e r — P S
Serial-Input Address Map
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
OUT
8
OUT
7
OUT
6
OUT
5
OUT
4
OUT
3
OUT
2
OUT
1
MSB LSB
Output Control Register—OUT
R
(Address = 00h)
Note: Setting D
N
to logic 1 turns on output OUT
N+1
. Setting D
N
to logic 0, turns off OUT
N+1
. Example: Setting D
2
= 1 turns on OUT
3
.
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
XXXXXPS0PS1PS2
MSB LSB
Power-Save Configuration Register—PS (Address= 01h)
PS0 PS1 PS2 POWER-SAVE CONFIGURATION
00 0Power-save is disabled (Default Operation)
00 1
Power-save is enabled. V
OUT
set to 70% of V
CC
, typical after t
PS
ms (see Note 1), causes
I
OUT
_ to be reduced to approximately 30%, typical after t
PS
ms.
01 0
Power-save is enabled. V
OUT
set to 60% of V
CC
, typical after t
PS
ms (see Note 1), causes
I
OUT
_ to be reduced to approximately 40%, typical after t
PS
ms.
01 1
Power-save is enabled. V
OUT
set to 50% of V
CC
, typical after t
PS
ms (see Note 1), causes
I
OUT
_ to be reduced to approximately 50%, typical after t
PS
ms.
10 0
Power-save is enabled. V
OUT
set to 40% of V
CC
, typical after t
PS
ms (see Note 1), causes
I
OUT
_ to be reduced to approximately 60%, typical after t
PS
ms.
10 1
Power-save is enabled. V
OUT
set to 30% of V
CC
, typical after t
PS
ms (see Note 1), causes
I
OUT
_ to be reduced to approximately 70%, typical after t
PS
ms.
11 0
Power-save is enabled. V
OUT
set to 20% of V
CC
, typical after t
PS
ms (see Note 1), causes
I
OUT
_ to be reduced to approximately 80%, typical after t
PS
ms.
11 1
Power-save is enabled. V
OUT
set to 10% of V
CC
, typical after t
PS
ms (see Note 1), causes
I
OUT
_ to be reduced to approximately 90%, typical after t
PS
ms.
Power-Save Configuration Options
Note 1: The time period t
PS
is determined by the capacitor connected to PSAVE.
Figure 1. 16-Bit Register Map for MAX4822