Datasheet

ManualsBrandsMAXIM INTEGRATED ManualsInterface ICsInterface IC - customised QSOP 16

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at

1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

General Description

The MAX3750/MAX3751 are +3.3V, Fibre Channel port

bypass ICs that include a high-speed multiplexer and

output buffer stage for hot swapping a storage device.

These devices are optimized for use in a Fibre Channel

arbitrated loop topology.

The MAX3750 has a 2.125Gbps data rate, while the

MAX3751’s data rate is 1.0625Gbps. Total power con-

sumption (including output currents) is low: just 190mW

for the MAX3750 and 180mW for the MAX3751. Low

10ps jitter makes these devices ideal for cascaded

topologies. The output driver circuitry is tolerant of load

mismatches commonly caused by board vias and

inductive connectors. On-chip termination reduces

external part count and simplifies board layout.

Applications

2.125Gbps Fibre Channel Arbitrated Loop

1.0625Gbps Fibre Channel Arbitrated Loop

Mass Storage Systems

RAID/JBOD Applications

Features

♦ Single +3.3V Supply

♦ Low Jitter: 10ps

♦ Low Power Consumption

190mW (MAX3750)

180mW (MAX3751)

♦ Large Output Signal Swing: >1000mVp-p

♦ Mismatch Tolerant Output Driver Stage

♦ 150Ω Differential On-Chip Termination on All Inputs

♦ 150Ω On-Chip Back Termination on All Output

Ports

MAX3750/MAX3751

+3.3V, 2.125Gbps/1.0625Gbps

Fibre Channel Port Bypass ICs

________________________________________________________________ Maxim Integrated Products 1

19-4792; Rev 2; 5/04

PART

MAX3750CEE

MAX3750CEE†

0°C to +70°C

TEMP RANGE PIN-PACKAGE

16 QSOP

EVALUATION KIT

AVAILABLE

Pin Configuration appears at end of data sheet.

Ordering Information

C1–C8 = 100nF

THREE MAX3750/MAX3751s CASCADED IN AN FC-AL APPLICATION

MAX3750

MAX3751

MAX3750

MAX3751

MAX3750

MAX3751

FC-AL

DISK DRIVE

RXTX

FC-AL

DISK DRIVE

RXTX

LIN+

LIN-

LOUT+

LOUT-

3.3V

SEL

GND

OUT+

OUT-

IN+

IN-

LIN+

LIN-

LOUT+

LOUT-

3.3V

SEL

GND

OUT+

OUT-

IN+

IN-

LIN+

LIN-

LOUT+

LOUT-

3.3V

SEL

GND

OUT+

OUT-

IN+

IN-

MICROPROCESSOR

FC-AL

DISK DRIVE

RXTX

MAX3750 MAX3750MAX3750

Typical Application Circuit

MAX3751CEE

0°C to +70°C 16 QSOP

†Denotes lead-free package.

Summary of content (6 pages)

PAGE 1
9-4792; Rev 2; 5/04 KIT ATION EVALU E L B A AVAIL +3.3V, 2.125Gbps/1.0625Gbps Fibre Channel Port Bypass ICs Features ♦ Single +3.3V Supply The MAX3750/MAX3751 are +3.3V, Fibre Channel port bypass ICs that include a high-speed multiplexer and output buffer stage for hot swapping a storage device. These devices are optimized for use in a Fibre Channel arbitrated loop topology. The MAX3750 has a 2.125Gbps data rate, while the MAX3751’s data rate is 1.0625Gbps.
PAGE 2
MAX3750/MAX3751 +3.3V, 2.125Gbps/1.0625Gbps Fibre Channel Port Bypass ICs ABSOLUTE MAXIMUM RATINGS Supply Voltage, VCC..............................................-0.5V to +5.0V Voltage at LOUT+, LOUT-, OUT+, OUT- ..............................(VCC - 1.65V) to (VCC + 0.5V) Current Out of LOUT+, LOUT-, OUT+, OUT- ...................±22mA Voltage at SEL, LIN+, LIN-, IN+, IN- ..........-0.5V to (VCC + 0.5V) Differential Voltage at (LIN+ - LIN-), (IN+ - IN-).....................
PAGE 3
+3.3V, 2.125Gbps/1.0625Gbps Fibre Channel Port Bypass ICs SUPPLY CURRENT vs.
PAGE 4
_________________Circuit Description Layout Techniques The MAX3750/MAX3751 are high-frequency products. The performance of the circuit is largely dependent upon layout of the circuit board. Use a multilayer circuit board with dedicated ground and VCC planes. Power supplies should be capacitively bypassed to the ground plane with surface-mount capacitors placed near the power-supply pins. A simplified block diagram of the single port bypass is shown in Figure 1.
PAGE 5
+3.3V, 2.125Gbps/1.0625Gbps Fibre Channel Port Bypass ICs MAX3750/MAX3751 VCC 75Ω ESD STRUCTURES 75Ω VCC (L)OUT+ (L)OUT- SEL ESD STRUCTURE GND GND Figure 2. LOUT/OUT Pins Internal Input/Output Schematic Figure 3. SEL Pin Internal Input/Output Schematic VCC ESD STRUCTURE IN+ MAX3750 MAX3751 300Ω (L)IN+ OUT+ 300Ω IN- OUT- IN+ OUT+ (L)IN75Ω 75Ω 43Ω 43Ω MAX3750 MAX3751 176Ω 43Ω IN- 176Ω 43Ω OUT- GND Figure 4. LIN/IN Pins Internal Input/Output Schematic Figure 5.
PAGE 6
Pin Configuration TOP VIEW GND 1 16 GND LOUT+ 2 15 IN+ LOUT- 3 GND 4 GND 5 14 IN- MAX3750 MAX3751 13 VCC 12 VCC OUT+ 6 11 LIN+ OUT- 7 10 LIN- GND 8 9 SEL QSOP Package Information (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.) QSOP.EPS MAX3750/MAX3751 +3.3V, 2.125Gbps/1.