Datasheet
MAX34451 PMBus 16-Channel V/I Monitor and
12-Channel Sequencer/Marginer
www.maximintegrated.com
Maxim Integrated
│
62
Table 38. MFR_SEQ_CONFIG (E8h)
MFR_MARGIN_CONFIG (DFh)
The MFR_MARGIN_CONFIG command configures
boththedigital PWMnoutputs(PWM0–PWM7)and the
externalDS4424currentDAC(ifpresent)tomarginthe
associated power supplies. If the PWMn/GPOn pin is
configured with MFR_PWM_CONFIG for any function
besides PWM operation, this selection overrides the
margining functionality. The MFR_MARGIN_CONFIG
command is described in Table 39.
Power-Supply Margining Operation
For the power supplies connected to PSEN0–PSEN7
(PAGES 0–7), power-supply margining is implemented
usingthePWM0–PWM7outputs,respectively.ThePWM
frequencyis312.5kHz.Forpowersuppliesconnectedto
PSEN8–PSEN11(PAGES8–11),power-supplymargining
isimplementedusingtheexternalDS4424DACoutputs
according Table 40. The device close-loop controls the
PWM duty cycle orDAC output current setting to mar-
ginthepowersupply.Whenmarginingisnotactive,the
PWMnandDACoutputsarehighimpedance.
BIT NAME MEANING
31:16 PG_GPI_SELECT
ThesebitsareonlyusedifSELECT[1:0]=01;eachbitcorrespondstoonechannel
(devicechannelN+16=bitnumber):
Whenthesebitsarecleared,thepowergood(PG)orGPIfromchannelNisnotusedinthe
logicalANDtoinitiatepower-onsequencing.Whenthesebitsareset,thePGorGPIisused.
15:12 0 Thesebitsalwaysreturna0.
11:8 SEQ_MATCH
These bits determine which SEQ signature the channel must match before initiating
poweronsequencing:
0000 Disabled 1000 Signature8
0001 Signature1 1001 Signature9
0010 Signature2 1010 Signature10
0011 Signature3 1011 Signature11
0100 Signature4 1100 Signature12
0101 Signature5 1101 Signature13
0110 Signature6 1110 Signature14
0111 Signature7 1111 Signature15
7:6 0 Thesebitsalwaysreturna0.
5:4 SELECT[1:0]
Thesebitsdeterminethesignalthatinitiatespower-onsequencing:
SELECTEDPOWER-ON
SELECT[1:0] SEQUENCINGCONTROLSIGNAL SEQUENCINGTYPE
00 SEQUENCE0orSEQUENCE1(usebit0) Timebased
01 PG/GPIlogiccombination(usebits31:16) Eventbased
10 SEQMatch(usebits11:8) Eventbased
11 Reserved
3:1 0
Thesebitsalwaysreturna0.
0 SEQ_SELECT
0=SEQUENCE0
1=SEQUENCE1










