Datasheet
G2, G1, G0: (Default = 0, 0, 0) Gain-Selection Bits. See
Table 11 for PGA gain settings.
B/U: (Default = 0) Bipolar-/Unipolar-Mode Selection:
Set B/U = 0 to select bipolar mode. Set B/U = 1 to
select unipolar mode.
BUF: (Default = 0) Buffer-Enable Bit. For unbuffered
mode, disable the internal buffer of the MAX1415/
MAX1416 to reduce power consumption by writing a 0 to
the BUF bit. Write a 1 to this bit to enable the buffer. Use
the internal buffer when acquiring high source-imped-
ance input signals.
FSYNC: (Default = 1) Filter-Synchronization/
Conversion-Start Bit. Set FSYNC = 0 to begin calibration
or conversion. The MAX1415/MAX1416 perform free-run-
ning conversions while FSYNC = 0. Set FSYNC = 1 to
stop converting data and to hold the nodes of the digital
filter, the filter-control logic, the calibration-control logic,
and the analog modulator in a reset state. The DRDY
output does not reset high if it is low (indicating that valid
data has not yet been read from the data register) when
FSYNC goes high. To clear DRDY output, read the data
register.
MAX1415/MAX1416
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADCs
______________________________________________________________________________________ 25
Table 6. Communications Register
(MSB) (LSB)
FUNCTION
COMMUNICATION
START/DATA READY
REGISTER SELECT
READ/WRITE
SELECT
POWER-DOWN
MODE
CHANNEL SELECT
Name 0/DRDY RS2 RS1 RS0 R/W PD CH1 CH0
Defaults 0 0 0 0 0 0 0 0
Table 7. Register Selection
RS2 RS1 RS0 REGISTER POWER-ON RESET STATUS
REGISTER SIZE
(bits)
0 0 0 Communications register 0x00 8
0 0 1 Setup register 0x01 8
0 1 0 Clock register 0x85 8
0 1 1 Data register N/A 16
1 0 0 Test register* N/A 8
1 0 1 No operation — —
1 1 0 Offset register 0x1F 40 00 24
1 1 1 Gain register 0x57 61 AB 24
Table 8. Channel Selection
CH1 CH0 AIN+ AIN-
OFFSET/GAIN
REGISTER PAIR
0 0 AIN1+ AIN1- 0
0 1 AIN2+ AIN2- 1
1 0 AIN1- AIN1- 0
1 1 AIN1- AIN2- 2
*The test register is used for factory testing only.
Table 9. Setup Register
(MSB) (LSB)
FUNCTION MODE CONTROL PGA GAIN CONTROL
BIPOLAR/UNIPOLAR
MODE
BUFFER ENABLE FSYNC
Name MD1 MD0 G2 G1 G0 B/U BUF FSYNC
Defaults 0 0 0 0 0 0 0 1