Datasheet

MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs
with ±10V, ±5V, and 0 to +5V Analog Input Ranges
_______________________________________________________________________________________ 5
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
MAX1304/MAX1305/MAX1306,
all channels selected
1.3 2.6
MAX1308/MAX1309/MAX1310,
all channels selected
1.3 2.6
Digital Supply Current
(C
LOAD
= 100pF) (Note 7)
I
DVDD
MAX1312/MAX1313/MAX1314,
all channels selected
1.3 2.6
mA
I
AVDD
SHDN = DVDD, V
CH
= open 0.6 10
Shutdown Current
(Note 8)
I
DVDD
SHDN = DVDD, RD = WR = high 0.02 1
µA
Power-Supply Rejection Ratio PSRR V
AVDD
= +4.75V to +5.25V 50 dB
TIMING CHARACTERISTICS (Figure 1)
Internal clock, Figure 7 800 900 ns
Time to First Conversion Result t
CONV
External clock, Figure 8 12
CLK
Cycles
Internal clock, Figure 7 200 225 ns
Time to Subsequent Conversions t
NEXT
External clock, Figure 8 3
CLK
Cycles
CONVST Pulse-Width Low
(Acquisition Time)
t
ACQ
(Note 9) Figures 6–10 0.1 1000.0 µs
CS Pulse Width t
CS
Figure 6 30 ns
RD Pulse-Width Low t
RDL
Figures 7, 8, 9 30 ns
RD Pulse-Width High t
RDH
Figures 7, 8, 9 30 ns
WR Pulse-Width Low t
WRL
Figure 6 30 ns
CS to WR t
CTW
Figure 6 (Note 10) ns
WR to CS t
WTC
Figure 6 (Note 10) ns
CS to RD t
CTR
Figures 7, 8, 9 (Note 10) ns
RD to CS t
RTC
Figures 7, 8, 9 (Note 10) ns
Data Access Time
(RD Low to Valid Data)
t
ACC
Figures 7, 8, 9 30 ns
Bus Relinquish Time (RD High) t
REQ
Figures 7, 8, 9 5 30 ns
CLK Rise to EOC Delay t
EOCD
Figure 8 20 ns
CLK Rise to EOLC Fall Delay t
EOLCD
Figure 8 20 ns
CONVST Fall to EOLC Rise Delay t
CVEOLCD
Figures 7, 8, 9 20 ns
Internal clock, Figure 7 50 ns
EOC Pulse Width t
EOC
External clock, Figure 8 1
CLK
Cycle
ELECTRICAL CHARACTERISTICS (continued)
(V
AVDD
= +5V, V
DVDD
= +3V, V
AGND
= V
DGND
= 0V, V
REF
= V
REFMS
= +2.5V (external reference), C
REF
= C
REFMS
= 0.1µF, C
REF+
=
C
REF-
= 0.1µF, C
REF+-to-REF-
= 2.2µF || 0.1µF, C
COM
= 2.2µF || 0.1µF, C
MSV
= 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipo-
lar devices), f
CLK
= 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, T
A
= T
MIN
to T
MAX
,
unless otherwise noted. Typical values are at T
A
= +25°C. See Figures 3 and 4.)