Datasheet

(V
AVDD1
= V
AVDD2
= V
DVDD
= V
DVDDO
= 5V, V
AGND1
= V
DGND
= V
DGNDO
= V
AGND2
= V
AGND3
= 0V, f
CLK
= 3.5MHz (50% duty
cycle), external clock mode, V
REF
= 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input
range (±3 x V
REF
), C
DOUT
= 50pF, C
SSTRB
= 50pF, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Signal-to-Noise Ratio SNR
Differential inputs, FSR = ±6 x V
REF
91
dB
Single-ended inputs, FSR = ±3 x V
REF
89
Single-ended inputs, FSR = (±3 x V
REF
)/2 86
Single-ended inputs, FSR = (±3 x V
REF
)/4 83
Total Harmonic Distortion
(Up to the 5th Harmonic)
THD -97 dB
Spurious-Free Dynamic Range SFDR 92 99 dB
Aperture Delay t
AD
Figure 21 15 ns
Aperture Jitter t
AJ
Figure 21 100 ps
Channel-to-Channel Isolation 105 dB
CONVERSION RATE
Byte-Wide Throughput Rate f
SAMPLE
External clock mode, Figure 2 114
kspsExternal acquisition mode, Figure 3 84
Internal clock mode, Figure 4 106
ANALOG INPUTS (CH0–CH3 MAX1301, CH0–CH7 MAX1300, AGND1)
Small-Signal Bandwidth All input ranges, V
IN
= 100mV
P-P
(Note 2) 2 MHz
Full-Power Bandwidth All input ranges, V
IN
= 4V
P-P
(Note 2) 700 kHz
Input Voltage Range (Table 6) V
CH_
R[2:1] = 001
(-3 x V
REF
)/
4
(+3 x V
REF
)/
4
V
R[2:1] = 010
(-3 x V
REF
)/
2
0
R[2:1] = 011 0
(+3 x V
REF
)/
2
R[2:1] = 100
(-3 x V
REF
)/
2
(+3 x V
REF
)/
2
R[2:1] = 101 -3 x V
REF
0
R[2:1] = 110 0 +3 x V
REF
R[2:1] = 111 -3 x V
REF
+3 x V
REF
True-Differential Analog Common-
Mode Voltage Range
V
CMDR
DIF/SGL = 1 (Note 4) -14 +9 V
Common-Mode Rejection
Ratio
CMRR
DIF/SGL = 1,
input voltage range = (±3 x V
REF
)/4
75 dB
Input Current I
CH_
-3 x V
REF
< V
CH_
< +3 x V
REF
-1250 +900 µA
Input Capacitance C
CH_
5 pF
Input Resistance R
CH_
17 kΩ
MAX1300/MAX1301 8- and 4-Channel, ±3 x V
REF
Multirange Inputs,
Serial 16-Bit ADCs
www.maximintegrated.com
Maxim Integrated │ 3
Electrical Characteristics (continued)