Datasheet

MAX1196
Dual 8-Bit, 40Msps, 3V, Low-Power ADC with
Internal Reference and Multiplexed Parallel Outputs
______________________________________________________________________________________ 11
Pin Description (continued)
PIN
NAME
FUNCTION
17 T/B
T/B selects the ADC digital output format.
High: Twos complement.
Low: Straight offset binary.
18
SLEEP
Sleep Mode Input.
High: Deactivates the two ADCs, but leaves the reference bias circuit active.
Low: Normal operation.
19 PD
High-Active Power-Down Input.
High: Power-down mode
Low: Normal operation
20 OE
Low-Active Output Enable Input.
High: Digital outputs disabled
Low: Digital outputs enabled
2129, 35, 36
N.C. No Connection. Do not connect.
30 A/B
A/B Data Indicator. This digital output indicates CHA data (A/B = 1) or CHB data (A/B = 0) to be
present on the output. A/B follows the external clock signal with typically 6ns delay.
31, 34
OGND
Output-Driver Ground
32, 33
OV
DD
Output-Driver Supply Voltage. Bypass to OGND with a capacitor combination of 2.2µF in parallel with
0.1µF.
37
D0A/B
Three-State Digital Output, Bit 0. Depending on status of A/B, output data reflects channel A or
channel B data.
38
D1A/B
Three-State Digital Output, Bit 1. Depending on status of A/B, output data reflects channel A or
channel B data.
39
D2A/B
Three-State Digital Output, Bit 2. Depending on status of A/B, output data reflects channel A or
channel B data.
40
D3A/B
Three-State Digital Output, Bit 3. Depending on status of A/B, output data reflects channel A or
channel B data.
41
D4A/B
Three-State Digital Output, Bit 4. Depending on status of A/B, output data reflects channel A or
channel B data.
42
D5A/B
Three-State Digital Output, Bit 5. Depending on status of A/B, output data reflects channel A or
channel B data.
43
D6A/B
Three-State Digital Output, Bit 6. Depending on status of A/B, output data reflects channel A or
channel B data.
44
D7A/B
Three-State Digital Output, Bit 7 (MSB). Depending on status of A/B, output data reflects channel A or
channel B data.
45
REFOUT Internal Reference Voltage Output. Can be connected to REFIN through a resistor or a resistor-divider.
46
REFIN
Reference Input. V
REFIN
= 2 × (V
REFP
- V
REFN
). Bypass to GND with a 0.1µF capacitor.
47
REFP Positive Reference I/O. Conversion range is ±(V
REFP
- V
REFN
). Bypass to GND with a 0.1µF capacitor.
48
REFN
Negative Reference I/O. Conversion range is ±(V
REFP
- V
REFN
). Bypass to GND with a 0.1µF
capacitor.