Datasheet
Control 5 Register (Read/Write)
The CTRL5 register is an 8-bit read/write register. The byte written to the CTRL5 register determines the MAX11270’s
reset, data overflow, and calibration modes.
Data Register (Read Only)
The data register is a 32-bit or 24-bit read-only register. Any attempt to write data to the data register has no effect. The
data from this register is clocked out MSB first. The data register holds the conversion result. The result is stored in either
two’s complement or offset binary format, depending on the FORMAT bit in CTRL1 register.
The data format in unipolar mode is always offset binary. In bipolar mode, set the FORMAT bit = 1 for offset binary or
FORMAT = 0 for two’s compliment. Any input exceeding the available input range is limited to the minimum or maximum
data value.
BIT B07 B06 B05 B04 B03 B02 B01 B00
BIT NAME CAL1 CAL0 — — NOSYSG NOSYSO NOSCG NOSCO
DEFAULT 0 0 0 0 1 1 0 0
BIT DEFAULT LABEL FUNCTION
00 0 NOSCO
No self-calibration offset bit. Set NOSCO = 1 to disable the use of the self-calibration offset
value when computing the nal offset and gain-corrected data value. Set NOSCO = 0 to
enable the use of the self-calibration offset value when computing the nal offset and gain-
corrected data value.
01 0 NOSCG
No self-calibration gain bit. Set NOSCG = 1 to disable the use of the self-calibration gain value
when computing the nal offset and gain-corrected data value. Set NOSCG = 0 to enable the
use of the self-calibration gain value when computing the nal offset and gain-corrected data
value.
02 1 NOSYSO
No system offset bit. Set NOSYSO = 1 to disable the use of the system offset value when
computing the nal offset and gain-corrected data value. Set NOSYSO = 0 to enable the use
of the system offset value when computing the nal offset-corrected data value.
03 1 NOSYSG
No system gain bit. Set NOSYSG = 1 to disable the use of the system gain value when
computing the nal offset and gain-corrected data value. Set NOSYSG = 0 to enable the use
of the system gain value when computing the nal gain-corrected data value.
04 0 — Reserved
05 0 — Reserved
06 0 CAL0
00 Perform Self Calibration
01 Perform System-Level Offset Calibration
10 Perform System-Level Full-Scale Calibration
11 Reserved
07 0 CAL1
BIT B31 B30 B29 B28 B27 B26 B25 B24 B23 B22 B21 B20 B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B09 B08 B07 B06 B05 B04 B03 B02 B01 B00
DEFAULT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
MAX11270 24-Bit, 10mW, 130dB SNR, 64ksps Delta-Sigma
ADC with Integrated PGA
www.maximintegrated.com
Maxim Integrated
│
36