Datasheet
REFN
AIN+
AIN-
DGND
REFP
AVSS
DVDD AVDD
CSB
DOUT
SCLK
DIN
MAX11270
SERIAL
INTERFACE
SIGMA DELTA
MODULATOR
PGA
TIMING
CLOCK
GENERATOR
CLK
RDY
GPIO1
GPIO2
GPIO3
1.8V
REGULATOR
CAPREG
CAPP
CAPN
SINC FILTER
SYNC
RST
BUFFER
BUFFER
Functional Diagram
MAX11270 24-Bit, 10mW, 130dB SNR, 64ksps Delta-Sigma
ADC with Integrated PGA
www.maximintegrated.com
Maxim Integrated
│
15