Users Guide: DS80C390 Supplement Manual
High-Speed Microcontroller User’s Guide: DS80C390 Supplement 
89 of 158 
1 = External interrupt 5 is a high priority interrupt. 
PX4 
Bit 2 
External Interrupt 4 Priority. This bit controls the priority of external interrupt 4. 
0 = External interrupt 4 is a low priority interrupt. 
1 = External interrupt 4 is a high priority interrupt. 
PX3 
Bit 1 
External Interrupt 3 Priority. This bit controls the priority of external interrupt 3. 
0 = External interrupt 3 is a low priority interrupt. 
1 = External interrupt 3 is a high priority interrupt. 
PX2 
Bit 0 
External Interrupt 2 Priority. This bit controls the priority of external interrupt 2. 
0 = External interrupt 2 is a low priority interrupt. 
1 = External interrupt 2 is a high priority interrupt. 
CAN 1 MESSAGE CENTER 11 CONTROL REGISTER (C1M11C) 
  7 6 5 4 3 2 1 0 
SFR FBh  MSRDY  ETI  ERI  INTRQ  EXTRQ  MTRQ  ROW/TIH DTUP 
  RW-0 RW-0 RW-0 RW-0  RC-0  R*-0  R*-0  R*-0 
R = Unrestricted Read, C = Clear Only, * = See description below, -n = Value after Reset 
C1M11C 
Bits 7-0 
Operation of the bits in this register are identical to those found in the CAN 1 
Message One Control Register (C1M1C;ABh). Please consult the description 
of that register for more information. 
CAN 1 MESSAGE CENTER 12 CONTROL REGISTER (C1M12C) 
  7 6 5 4 3 2 1 0 
SFR FCh  MSRDY  ETI  ERI  INTRQ  EXTRQ  MTRQ  ROW/TIH DTUP 
  RW-0 RW-0 RW-0 RW-0  RC-0  R*-0  R*-0  R*-0 
R = Unrestricted Read, C = Clear Only, * = See description below, -n = Value after Reset 
C1M12C 
Bits 7-0 
Operation of the bits in this register are identical to those found in the CAN 1 
Message One Control Register (C1M1C;ABh). Please consult the description 
of that register for more information. 
CAN 1 MESSAGE CENTER 13 CONTROL REGISTER (C1M13C) 
  7 6 5 4 3 2 1 0 
SFR FDh  MSRDY  ETI  ERI  INTRQ  EXTRQ  MTRQ  ROW/TIH DTUP 
  RW-0 RW-0 RW-0 RW-0  RC-0  R*-0  R*-0  R*-0 
R = Unrestricted Read, C = Clear Only, * = See description below, -n = Value after Reset 
C1M13C 
Bits 7-0 
Operation of the bits in this register are identical to those found in the CAN 1 
Message One Control Register (C1M1C;ABh). Please consult the description 
of that register for more information. 










