Datasheet

____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
5 of 366
List of Figures
Figure 5-1. TDMoP in a Metropolitan Packet Switched Network .............................................................................. 16
Figure 5-2. TDMoP in Cellular Backhaul ................................................................................................................... 17
Figure 6-1. Top-Level Block Diagram ........................................................................................................................ 18
Figure 6-2. TDM Cross-Connection Block Diagram .................................................................................................. 19
Figure 8-1. Internal Mode Block Diagram................................................................................................................. 25
Figure 8-2. Internal One-Clock Mode ....................................................................................................................... 26
Figure 8-3. Internal Two Clock Mode (Framed)........................................................................................................ 27
Figure 8-4. Internal Two Clock Mode (Unframed) .................................................................................................... 27
Figure 10-1. CPU Interface Functional Diagram ...................................................................................................... 44
Figure 10-2. Write Access, 32-Bit Bus...................................................................................................................... 45
Figure 10-3. Read Access, 32-Bit Bus...................................................................................................................... 46
Figure 10-4. Read/Write Access, 16-Bit Bus ............................................................................................................ 46
Figure 10-5. Write Access to the SDRAM, 16-Bit Bus.............................................................................................. 47
Figure 10-6. Read Access to the SDRAM, 16-Bit Bus ............................................................................................. 47
Figure 10-7. SPI Interface with One Slave ............................................................................................................... 48
Figure 10-8. SPI Interface Timing, SPI_CP=0.......................................................................................................... 48
Figure 10-9. SPI Interface Timing, SPI_CP=1.......................................................................................................... 48
Figure 10-10. TDM-over-Packet Encapsulation Formats ......................................................................................... 55
Figure 10-11. Single VLAN Tag Format ................................................................................................................... 56
Figure 10-12. Stacked VLAN Tag Format ................................................................................................................ 56
Figure 10-13. UDP/IPv4 Header Format .................................................................................................................. 56
Figure 10-14. UDP/IPv6 Header Format .................................................................................................................. 57
Figure 10-15. MPLS Header Format ........................................................................................................................ 58
Figure 10-16. MEF Header Format........................................................................................................................... 58
Figure 10-17. L2TPv3/IPv4 Header Format ............................................................................................................. 59
Figure 10-18. L2TPv3/IPv6 Header Format ............................................................................................................. 60
Figure 10-19. Control Word Format.......................................................................................................................... 60
Figure 10-20. RTP Header Format........................................................................................................................... 61
Figure 10-21. VCCV OAM Packet Format................................................................................................................ 62
Figure 10-22. UDP/IP-Specific OAM Packet Format................................................................................................ 63
Figure 10-23. TDM Connectivity over a PSN ........................................................................................................... 64
Figure 10-24. TDMoP Packet Format in a Typical Application................................................................................. 64
Figure 10-25. TDMoMPLS Packet Format in a Typical Application ......................................................................... 64
Figure 10-26. CAS Transmitted in the TDM-to-Ethernet Direction........................................................................... 67
Figure 10-27. Transmit SW CAS Table Format for E1 and T1-ESF Interfaces........................................................ 68
Figure 10-28. Transmit SW CAS Table Format for T1-SF Interfaces ...................................................................... 68
Figure 10-29. E1 MF Interface RSIG Timing Diagram (two_clocks=1) .................................................................... 68
Figure 10-30. T1 ESF Interface RSIG Timing Diagram (two_clocks=0) .................................................................. 69
Figure 10-31. T1 SF Interface RSIG (two_clocks=0) – Timing Diagram.................................................................. 69
Figure 10-32. CAS Transmitted in the Ethernet-to-TDM Direction........................................................................... 70
Figure 10-33. E1 MF Interface TSIG Timing Diagram.............................................................................................. 71
Figure 10-34. T1 ESF Interface TSIG Timing Diagram ............................................................................................ 71
Figure 10-35. T1 SF Interface TSIG Timing Diagram............................................................................................... 71
Figure 10-36. AAL1 Mapping, General..................................................................................................................... 72
Figure 10-37. AAL1 Mapping, Structured-Without-CAS Bundles............................................................................. 73
Figure 10-38. HDLC Mapping................................................................................................................................... 74
Figure 10-39. SAToP Unstructured Packet Mapping ............................................................................................... 75
Figure 10-40. CESoPSN Structured-Without-CAS Mapping.................................................................................... 76
Figure 10-41. CESoPSN Structured-With-CAS Mapping (No Frag, E1 Example)................................................... 76
Figure 10-42. CESoPSN Structured-With-CAS Mapping (No Frag, T1-ESF Example)........................................... 77
Figure 10-43. CESoPSN Structured-With-CAS Mapping (No Frag, T1-SF Example) ............................................. 77
Figure 10-44. CESoPSN Structured-With-CAS Mapping (Frag, E1 Example) ........................................................ 78
Figure 10-45. SDRAM Access through the SDRAM Controller................................................................................ 80
Figure 10-46. Loop Timing in TDM Networks........................................................................................................... 80
Figure 10-47. Timing in TDM-over-Packet ............................................................................................................... 81