Datasheet

____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
260 of 366
Register Name:
RIIR
Register Description:
Receive Interrupt Information Register
Register Address:
base address + 0x27C
Bit # 7 6 5 4 3 2 1 0
Name - RLS7 RLS6* RLS5 RLS4 RLS3 RLS2** RLS1
Default 0 0 0 0 0 0 0 0
The bits in this register indicate which of the framer latched status registers, RLS1 throug
h RLS7, are currently
generating interrupt requests (1=interrupt request pending). When an interrupt request occurs, the CPU can read
RIIR to quickly identify the source(s) of the interrupt. Each bit in RIIR automatically clears when there are no
unmasked latched status register bits set in the corresponding RLS register. RLS register bits that have been
masked by a corresponding bit in the RIM regi
sters are also masked from affecting the RIIR bits.
Notes: * RLS6 is reserved for future use.
** Currently none of the latched status bits in RLS2-T1 cre
ate interrupt requests. Therefore the RLS2 bit is
not used in T1 mode.
Register Name:
RIM1
Register Description:
Receive Interrupt Mask Register 1
Register Address:
base address + 0x280
Bit # 7 6 5 4 3 2 1 0
Name RRAIC RAISC RLOSC RLOFC RRAID RAISD RLOSD RLOFD
Default 0 0 0 0 0 0 0 0
The bits in the register are interrupt mask/enable bits for corresponding latched status bits in RLS1.
Bit 7:
Receive Remote Alarm Indication Condition Clear (RRAIC).
0 = interrupt masked
1 = interrupt enabled
Bit 6: Receive Alarm Indication Signal Condition Clear (RAISC).
0 = interrupt masked
1 = interrupt enabled
Bit 5: Receive Loss of Signal Condition Clear (RLOSC).
0 = interrupt masked
1 = interrupt enabled
Bit 4: Receive Loss of Frame Condition Clear (RLOFC).
0 = interrupt masked
1 = interrupt enabled
Bit 3: Receive Remote Alarm Indication Condition Detect (RRAID).
0 = interrupt masked
1 = interrupt enabled
Bit 2: Receive Alarm Indication Signal Condition Detect (RAISD).
0 = interrupt masked
1 = interrupt enabled
Bit 1: Receive Loss of Signal Condition Detect (RLOSD).
0 = interrupt masked
1 = interrupt enabled
Bit 0: Receive Loss of Frame Condition Detect (RLOFD).
0 = interrupt masked
1 = interrupt enabled