Datasheet

DS3112
112 of 133
Figure 13-
Table 13-2. AC Characteristics—High-Speed (T3 and E3) Ports
(V
DD
= 3.3V ±5%, T
A
= 0°C to +70°C for DS3112; T
A
= -40°C to +85°C for DS3112N.)
(See 2.)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
22.4 ns 1, 3
HRCLK/HTCLK Clock Period t1
29.1 ns 2, 3
HRCLK Clock Low Time t2 9 ns
HRCLK Clock High Time t3 9 ns
HRPOS/HRNEG Setup Time to the
Rising Edge or Falling Edge of
HRCLK
t4 3 ns
HRPOS/HRNEG Hold Time from the
Rising Edge or Falling Edge of
HRCLK
t5 3 ns
Delay from the Rising Edge or
Falling Edge of HTCLK to Data
Valid on HTPOS/HTNEG
t6 3 10 ns
NOTES:
1) T3 mode.
2) E3 mode.
3) HTCLK is a buffered version of either FTCLK or HRCLK and, as such, the duty cycle of HTCLK is
determined by the source clock.
4) In normal mode, HRPOS and HRNEG are sampled on the rising edge of HRCLK and HTPOS and HTNEG are
updated on the rising edge of HTCLK.
5) In inverted mode, HRPOS and HRNEG are sampled on the falling edge of HRCLK and HTPOS and HTNEG
are updated on the falling edge of HTCLK.
Figure 13-2. High-Speed (T3 and E3) Port AC Timing Diagram
HRCLK / HTCLK
Normal Mode
HRPOS / HRNEG
HTPOS / HTNEG
t4 t5
t6
t1
t2 t3
HRCLK / HTCLK
Inverted Mode
ls_ac