Datasheet

DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
33 of 101
Register Name:
DLBC
Register Description:
Digital Loopback Configuration Register
Register Address:
0Ch
Bit # 7 6 5 4 3 2 1 0
Name DLBC8 DLBC7 DLBC6 DLBC5 DLBC4 DLBC3 DLBC2 DLBC1
Default 0 0 0 0 0 0 0 0
Bits 7 to 0: Digital Loopback Configuration Channel n (DLBCn). When this bit is set, the LIUn is placed in
digital loopback. The data at TPOSn/TNEGn is encoded and looped back to the decoder and output on
RPOSn/RNEGn. The jitter attenuator can optionally be included in the transmit or receive paths. Note: LIUn is
placed in dual loopback if
RLBC:RLBCn is also set.
Register Name:
LASCS
Register Description:
LOS/AIS Criteria Selection Register
Register Address:
0Dh
Bit # 7 6 5 4 3 2 1 0
Name LASCS8 LASCS7 LASCS6 LASCS5 LASCS4 LASCS3 LASCS2 LASCS1
Default 0 0 0 0 0 0 0 0
Bits 7 to 0: LOS/AIS Criteria Selection Channel n (LASCSn). This bit is used for LOS/AIS selection criteria for
LIUn. In E1 mode if set, these bits use ETS 300 233 mode selections. If reset, these bits use G.775 criteria. In
T1/J1 mode, T1.231 criteria is selected.