Datasheet

DS1886
SFP and PON ONU Controller
with Digital LDD Interface
73Maxim Integrated
A2h Table 02h, Register C0h: PW_ENA
FACTORY DEFAULT 10h
READ ACCESS PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS PW2 or (PW1 and RWTBL246)
MEMORY TYPE Nonvolatile (SEE)
C0h RWTBL89 RWTBL1C RWTBL2 RWTBL1A RWTBL1B
WA2
LOWER
WAUXA WAUXB
BIT 7 BIT 0
BIT 7
RWTBL89: Tables 08h–09h.
0 = (Default) read and write access for PW2 only.
1 = Read and write access for both PW1 and PW2.
BIT 6
RWTBL1C: A2h Table 01h or 05h bytes F8–FFh. Table address is dependent on MASK bit (A2h
Table 02h, Register 89h).
0 = (Default) read and write access for PW2 only.
1 = Read and write access for both PW1 and PW2.
BIT 5
RWTBL2: Table 02h except for PW1 value locations (A2h Table 02h, Registers B0h–B3h).
0 = (Default) read and write access for PW2 only.
1 = Read and write access for both PW1 and PW2.
BIT 4
RWTBL1A: Read and write A2h Table 01h, Registers 80h–BFh.
0 = Read and write access for PW2 only.
1 = (Default) read and write access for both PW1 and PW2.
BIT 3
RWTBL1B: Read and write A2h Table 01h, Registers C0h–F7h.
0 = (Default) read and write access for PW2 only.
1 = Read and write access for both PW1 and PW2.
BIT 2
WA2 LOWER: Write lower memory bytes 00h–5Fh in main memory. All users can read this area.
0 = (Default) Write access for PW2 only.
1 = Write access for both PW1 and PW2.
BIT 1
WAUXA: Write auxiliary memory, Registers 00h–7Fh. All users can read this area (see also A2h
Table 02h, Register C1h, PW_ENB).
0 = (Default) Write access for PW2 only.
1 = Write access for both PW1 and PW2.
BIT 0
WAUXB: Write auxiliary memory, Registers 80h–FFh. All users can read this area (see also A2h
Table 02h, Register C1h, PW_ENB).
0 = (Default) Write access for PW2 only.
1 = Write access for both PW1 and PW2.