Datasheet

73S1215F Data Sheet DS_1215F_003
34 Rev. 1.4
1.7.3.1 Interrupt Overview
When an interrupt occurs, the MPU will vector to the predetermined address as shown in Table 33. Once
the interrupt service has begun, it can only be interrupted by a higher priority interrupt. The interrupt
service is terminated by a return from the REIT instruction. When a RETI is performed, the processor will
return to the instruction that would have been next when the interrupt occurred.
When the interrupt condition occurs, the processor will also indicate this by setting a flag bit. This bit is
set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per
machine cycle, then samples are polled by the hardware. If the sample indicates a pending interrupt
when the interrupt is enabled, then the interrupt request flag is set. On the next instruction cycle, the
interrupt will be acknowledged by hardware forcing an LCALL to the appropriate vector address.
Interrupt response will require a varying amount of time depending on the state of the MPU when the
interrupt occurs. If the MPU is performing an interrupt service with equal or greater priority, the new
interrupt will not be invoked. In other cases, the response time depends on the current instruction. The
fastest possible response to an interrupt is 7 machine cycles. This includes one machine cycle for
detecting the interrupt and six cycles to perform the LCALL.
1.7.3.2 Special Function Registers for Interrupts
Interrupt Enable 0 Register (IEN0): 0xA8 Å 0x00
Table 20: The IEN0 Register
MSB LSB
EAL WDT – ES0 ET1 EX1 ET0 EX0
Bit Symbol Function
IEN0.7 EAL EAL = 0 – disable all interrupts.
IEN0.6 WDT Not used for interrupt control.
IEN0.5 –
IEN0.4 ES0 ES0 = 0 – disable serial channel 0 interrupt.
IEN0.3 ET1 ET1 = 0 – disable timer 1 overflow interrupt.
IEN0.2 EX1 EX1 = 0 – disable external interrupt 1.
IEN0.1 ET0 ET0 = 0 – disable timer 0 overflow interrupt.
IEN0.0 EX0 EX0 = 0 – disable external interrupt 0.