Datasheet

ManualsBrandsMAXIM INTEGRATED ManualsData collecting ICsData acquisition IC - Analog front end (AFE) 16 Bit QFN 32

73M1903 Data Sheet DS_1903_032

28 Rev. 2.1

8.3.2 AC Timing

Table 14: Serial I/F Timing

Parameter Min Nom Max Unit

SCLK Period (Tsclk) (Fs=8 kHz)

–

1/2.048 MHz – ns

SCLK to FS Delay (td1) – mode1

–

–

20

ns

SCLK to FS Delay (td2) – mode1

–

–

20

ns

SCLK to SDOUT Delay (td3) (With 10pf load)

–

–

20

ns

Setup Time SDIN to SCLK (tsu) 15

–

–

ns

Hold Time SDIN to SCLK (th) 10

–

–

ns

SCLK to FS Delay (td4) – mode0

–

–

20

ns

SCLK to FS Delay (td5) – mode0

–

–

20

ns

SCLK

FS

(mode1)

SDOut

SDIN

td1

td2

tsu

td3

td5

FS

(mode0)

td4

RX0

RX15

RX14 RX1

th

TX15 TX14

TX1 TX0

Tsclk

Figure 11: Serial Port Data Timing