Datasheet

71M6521DE/DH/FE Data Sheet
Page: 16 of 107 Rev 3
Figure 4: Samples from Multiplexer Cycle
The end of each multiplexer cycle is signaled to the MPU by the CE_BUSY interrupt. At the end of each multiplexer
cycle, status information, such as sag data and the digitized input signal, is available to the MPU.
Figure 5: Accumulation Interval
Figure 5 shows the accumulation interval resulting from PRE_SAMPS = 42 and SUM_CYCLES = 50, consisting of 2100
samples of 397µs each, followed by the XFER_BUSY interrupt. The sampling in this example is applied to a 50Hz
signal.
There is no correlation between the line signal frequency and the choice of PRE_SAMPS or SUM_CYCLES (even
though when SUM_CYCLES = 42 one set of SUM_CYCLES happens to sample a period of 16.6ms). Furthermore,
sampling does not have to start when the line voltage crosses the zero line, and the length of the accumulation
interval need not be an integer multiple of the signal cycles.
It is important to note that the length of the accumulation interval, as determined by N
ACC
, the product of
SUM_CYCLES and PRE_SAMPS, is not an exact multiple of 1000ms. For example, if SUM_CYCLES = 60, and
PRE_SAMPS = 00 (42), the resulting accumulation interval is:
ms
Hz
Hz
f
N
S
ACC
75.999
62.2520
2520
13
32768
4260
==
⋅
==
τ
This means that accurate time measurements should be based on the RTC, not the accumulation interval.
VA
IA
1/32768Hz =
30.518µs
13/32768Hz = 397µs
per mux cycle
IB
VB
XFER_BUSY
Interrupt to MPU
20ms
833ms