User guide
Table Of Contents
- Return to Menu
- System Generator for DSP
- Table of Contents
- About This Guide
- Introduction
- Installation
- Release Information
- Getting Started
- Introduction
- Lesson 1 - Design Creation Basics
- The System Generator Design Flow
- The Xilinx DSP Blockset
- Defining the FPGA Boundary
- Adding the System Generator Token
- Creating the DSP Design
- Generating the HDL Code
- Model-Based Design using System Generator
- Creating Input Vectors using MATLAB
- Lesson 1 Summary
- Lab Exercise: Using Simulink
- Lab Exercise: Getting Started with System Generator
- Lesson 2 - Fixed Point and Bit Operations
- Lesson 3 - System Control
- Lesson 4 - Multi-Rate Systems
- Lesson 5 - Using Memories
- Lesson 6 - Designing Filters
- Additional Examples and Tutorials
- Index
System Generator for DSP Getting Started Guide www.xilinx.com 73
UG639 (v 12.2) July 23, 2010
Lesson 4 - Multi-Rate Systems
Rate Changing Functional Blocks
In addition to the straightforward “Up Sample” and “Down Sample” blocks, System Generator also provides rate
changing functional blocks; that is blocks that also perform a specific function. The Parallel to Serial block will up
sample, the Serial to Parallel block will down sample, the FIR Compiler, if using a resource-shared multiplier will
down sample and the TDM block will up sample.