Specifications

2 Software Version 7.1 SP1 Altera Corporation
DSP Builder Release Notes
DSP Builder Release Notes
New Features &
Enhancements
The following list outlines new features and enhancements in version 7.1:
DSP Builder can now only be installed within a matching version of
the Quartus II software.
The DSP Builder blockset has been completely re-written to provide
individual controls for optional ports and many new options. New
blocks include:
Single-Port RAM block
True Dual-Port RAM block
Bus Splitter block
Clock and Clock_Derived blocks (replaces the ClockAltr block)
New Signal Compiler and TestBench blocks
Stratix III DSP block (supports fine-grain control of multiply add
and multiply accumulate operations for Stratix III devices)
The single-port Avalon-MM blocks have been obsoleted in favour of
the multi-port Avalon master and slave blocks.
The Multi Channel Display, Multi Channel Extract and Nios Custom
Instruction blocks have been obsoleted.
The optional enable port on the Sum of Products block is now
consistent with the other blocks and enables (or disables) the entire
pipeline.
Inferred datatype selection for propagation.
New fast functional simulation support for Video and Image
Processing Suite MegaCore functions.
New HDL generation flow.
New testbench generation and execution interface (replacing tbdiff).
Enhanced support for multiple clock domains
Asynchronous clear ports are now implicitly wired.
Errata Fixed in
This Release
The following errata are fixed in version 7.1 SP1:
VCD Sink block was restricted to 10 inputs
Testbench did not detect absence of ModelSim
Simulation failed for custom library blocks
SOPC Builder files were not added to the Quartus II project
Could not upgrade the Subsystem Builder block
Problem with VHDL generated for one-bit wide signed gain block
The following errata were fixed in version 7.1:
Clock information was incorrect in VEC file for multiclock designs
Signed fractional HIL simulation was incorrect
VHDL for black boxes was not included in the generated scripts
f For existing up-to-date errata, refer to the DSP Builder, v7.1 Errata Sheet
on the Errata Sheets page of the Altera literature website.