Specifications

www.ti.com

Revision History

6 Revision History

This revision history highlights the technical changes made to the SPRZ357A errata document to make it

an SPRZ357B revision.

Scope: See table below.

LOCATION ADDITIONS, DELETIONS, AND MODIFICATIONS

Figure 2 Updated "Example of Device Nomenclature" figure

Section 4 Known Design Marginality/Exceptions to Functional Specifications:

• Added "USB: Host Mode — Cannot Communicate With Low-Speed Device Through a Hub" advisory

• Added "Master Subsystem MPU: Memory Protection Unit is Disabled" advisory

• Added "Flash ECC: When Program/Data Cache is Enabled, ECC Errors are Captured Only on a Single

64-Bit Slice and Not on the Full 128-Bit Flash Bank Data Width" advisory

• Added "Flash ECC: C28x 'Flash Uncorrectable' Error Generated When Executing F021 Flash API

Functions With Flash ECC Enabled" advisory

• Added "VREG: VREG 'Warn Lo/High' Feature Does Not Work as Intended" advisory

• Added "Temperature Sensor: getTempSlope() and getTempOffset() Functions are not Available on

TMX Silicon" advisory

• Added "EMAC: Resetting EMAC Controller Using SRCR2 Register Does Not Automatically Reset the

Ethernet PHY Via MII_PHYRST Signal" advisory

• Added "System Control: Clock Configuration Should Not be Changed When There are

Pending/On-going Accesses to Shared RAM (Cx and Sx) or to Analog Subsystem" advisory

• Added "RAM Controller: Cortex™-M3 Accesses to Shared RAM (Cx and Sx) and to MSG RAM Do Not

Work When Any Other Master (µDMA/C28x/DMA) Simultaneously Accesses the Same Memory"

advisory

• Added "RAM Controller: µDMA Accesses to Shared RAM (Cx and Sx) and to MSG RAM Do Not Work

When Any Other Master (Cortex™-M3/C28x/DMA) Simultaneously Accesses the Same Memory"

advisory

SPRZ357B– August 2011– Revised January 2012 F28M35x Concerto MCU Silicon Errata

Submit Documentation Feedback