Datasheet

Table Of Contents
3 Functional Description
3.4.3 Permission Control
In ESP32-S3, the Permission Control module is used to control access to the slaves (including internal memory,
peripherals, external flash and RAM). The host can access its slave only if it has the right permission. In this way,
data and instructions are protected from illegitimate read or write.
The ESP32-S3 CPU can run in both Secure World and Non-secure World where independent permission
controls are adopted. The Permission Control module is able to identify which World the host is running and then
proceed with its normal operations.
The Permission Control module has the following features:
Manage access to internal memory by:
CPU
CPU trace module
GDMA
Manage access to external flash and RAM by:
MMU
SPI1
GDMA
CPU through Cache
Manage access to peripherals, supporting
independent permission control for each peripheral
monitoring non-aligned access
access control for customized address range
Integrate permission lock register
All permission registers can be locked with the permission lock register. Once locked, the permission
register and the lock register cannot be modified, unless the CPU is reset.
Integrate permission monitor interrupt
In case of illegitimate access, the permission monitor interrupt will be triggered and the CPU will be
informed to handle the interrupt.
3.4.4 System Registers
ESP32-S3 system registers can be used to control the following peripheral blocks and core modules:
System and memory
Clock
Software Interrupt
Low-power management
Peripheral clock gating and reset
CPU Control
For detailed information, please refer to Chapter System Registers in ESP32-S3 Technical Reference
Espressif Systems 30
Submit Documentation Feedback
ESP32-S3 Series Datasheet v1.2