Datasheet

LTC4215-1/LTC4215-3
22
421513fc
master acknowledges the transmitted data byte, as in a
Read Word command, Figure 10, the LTC4215-1/LTC4215-3
repeat the requested register as the second data byte.
Alert Response Protocol
When any of the fault bits in FAULT register D are set, an
optional bus alert is generated if the appropriate bit in
the ALERT register B is also set. If an alert is enabled, the
corresponding fault causes the GPIO2 pin to pull low. After
the bus master controller broadcasts the Alert Response
Address, the LTC4215-1/LTC4215-3 respond with their
address on the SDA line and then release GPIO2 as shown
in Figure 11. The GPIO2 line is also released if the device
is addressed by the bus master. The GPIO2 signal is not
pulled low again until the FAULT register indicates a differ-
ent fault has occurred or the original fault is cleared and it
occur s again. Note that this means repeated or continuing
faults do not generate alerts until the associated FAULT
register bit has been cleared.
APPLICATIONS INFORMATION
Table 1. LTC4215-1/LTC4215-3 Device Addressing
DESCRIPTION*
DEVICE
ADDRESS DEVICE ADDRESS
LTC4215-1/LTC4215-3
ADDRESS PINS
h 76543210ADR1 ADR0
Mass Write BE 10111110 X X
Alert Response 19 00011001 X X
8 90 1001000X NC L
9 92 1001001X H NC
10 94 1001010X NC NC
11 96 1001011X NC H
12 98 1001100X L L
13 9A 1001101X H H
14 9C 1001110X L NC
15 9E 1001111X L H
25 B2 1011001X H L
*Subset of LTC4215 addresses