Datasheet

25
LTC3727/LTC3727-1
3727fc
Design Example
As a design example for one channel, assume V
IN
=
24V(nominal), V
IN
= 30V(max), V
OUT
= 12V, I
MAX
= 5A and
f = 250kHz.
The inductance value is chosen first based on a 40% ripple
current assumption. The highest value of ripple current
occurs at the maximum input voltage. Tie the PLLFLTR pin
to the SGND pin for 250kHz operation. The minimum
inductance for 40% ripple current is:
ΔI
V
fL
V
V
L
OUT OUT
IN
=
⎛
⎝
⎜
⎞
⎠
⎟
()( )
–1
A 14μH inductor will result in 40% ripple current. The peak
inductor current will be the maximum DC value plus one
half the ripple current, or 6A, for the 14μH value.
The R
SENSE
resistor value can be calculated by using the
maximum current sense voltage specification with some
accommodation for tolerances:
R
mV
A
SENSE
≤≈Ω
90
6
0 015.
Choosing 1% resistors; R1 = 20k and R2 = 280k yields an
output voltage of 12V.
The power dissipation on the top side MOSFET can be
easily estimated. Choosing a Siliconix Si4412DY results
in: R
DS(ON)
= 0.042Ω, C
RSS
= 100pF. At maximum input
voltage with T(estimated) = 50°C:
P
V
V
CC
V A pF kHz
mW
MAIN
=
()
+°°
[]
Ω
()
+
()()( )( )
=
12
30
5 1 0 005 50 25
0 042 1 7 30 5 100 250
664
2
2
(. )( – )
..
A short-circuit to ground will result in a folded back current
of:
I
mV ns V
H
A
SC
=
Ω
+
μ
⎛
⎝
⎜
⎞
⎠
⎟
=
45
0 015
1
2
200 30
14
32
.
()
.
with a typical value of R
DS(ON)
and δ = (0.005/°C)(20) = 0.1.
The resulting power dissipated in the bottom MOSFET is:
P
VV
V
A
mW
SYNC
=
()()
Ω
()
=
30 12
30
32 11 0042
284
2
–
...
which is less than under full-load conditions.
C
IN
is chosen for an RMS current rating of at least 3A at
temperature assuming only this channel is on. C
OUT
is
chosen with an ESR of 0.02Ω for low output ripple. The
output ripple in continuous mode will be highest at the
maximum input voltage. The output voltage ripple due to
ESR is approximately:
V
ORIPPLE
= R
ESR
(ΔI
L
) = 0.02Ω(2A) = 40mV
P–P
PC Board Layout Checklist
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of the
LTC3727. These items are also illustrated graphically in
the layout diagram of Figure 10; Figure 11 illustrates the
current waveforms present in the various branches of the
2-phase synchronous regulators operating in continuous
mode. Check the following in your layout:
1. Are the top N-channel MOSFETs M1 and M3 located
within 1cm of each other with a common drain connection
at C
IN
? Do not attempt to split the input decoupling for the
two channels as it can cause a large resonant loop.
APPLICATIO S I FOR ATIO
WUUU