Datasheet

LTC1922-1
12
PDLY corresponding to several volts across the MOSFET,
the LTC1922-1 can “anticipate” a zero voltage VDS and
signal the external driver and switch to turn-on. The
amount of anticipation can be tailored for any application
by modifying the upper divider resistor(s). The LTC1922-1
DirectSense circuitry sources a trimmed current out of
PDLY and ADLY after a low to high level transition occurs.
This provides hysteresis and noise immunity for the PDLY
and ADLY circuitry, and sets the high to low threshold on
ADLY or PDLY to nearly the same level as the low to high
threshold, thereby making the upper and lower MOSFET
VDS switch points virtually identical, independent of V
IN
.
Example: V
IN
= 48V nominal (36V to 72V)
1. Set up SBUS: 1.5V is desired on SBUS with V
IN
= 48V.
Set divider current to 100µA.
R1 = 1.5V/100µA = 15k.
R2 = (48V – 1.5V)/100µA = 465k.
An optional small capacitor (0.001µF) can be added
across R1 to decouple noise from this input.
2. Set up ADLY and PDLY: 7V of “anticipation” are required
in this circuit to account for the delays of the external
MOSFET driver and gate drive components.
R3, R4 = 1k, sets a nominal 1.5mA in the divider
chain at the threshold.
R5, R6 = (48V – 7V – 1.5V)/1.5mA = 26.3k,
use (2) equal 13k segments.
Zero Delay Mode
The LTC1922-1 provides the flexibility through the SBUS
pin to disable the DirectSense delay circuitry. See Figure␣ 3
for details.
OPERATIO
U
to V
CC
as well as signaling that the chip’s bias voltage is
sufficient to begin switching operation (under voltage
lockout). With its typical 10.2V turn-on voltage and 4.2V
UVLO hysteresis, the LTC1922-1 is tolerant of loosely
regulated input sources such as an auxiliary transformer
winding. The V
CC
shunt is capable of sinking up to 25mA
of externally applied current. The UVLO turn-on and turn-
off thresholds are derived from an internally trimmed
reference making them extremely accurate. In addition,
the LTC1922-1 exhibits very low (145µA typ) start-up
current that allows the use of 1/8W to 1/4W trickle charge
start-up resistors.
The trickle charge resistor should be selected as follows:
R
START(MAX)
= V
IN(MIN)
– 10.7V/250µA
Adding a small safety margin and choosing standard
values yields:
APPLICATION V
IN
RANGE R
START
DC/DC 36V to 72V 100k
Off-Line 85V to 270V
RMS
430k
PFC Preregulator 390V
DC
1.4M
V
CC
should be bypassed with a 0.1µF to 1µF multilayer
ceramic capacitor to decouple the fast transient currents
demanded by the output drivers and a bulk tantalum or
electrolytic capacitor to hold up the V
CC
supply before the
bootstrap winding, or an auxiliary regulator circuit takes
over.
C
HOLDUP
= (I
CC
+ I
DRIVE
) • t
DELAY
/3.8V
(minimum UVLO hysteresis)
Regulated bias supplies as low as 7V can be utilized to
provide bias to the LTC1922-1. Refer to Figure 4 for
various bias supply configurations.
ADLY
PDLY
V
REF
SBUS
1922 F03
Figure 3. Zero Delays
Figure 4. Bias Configurations
Powering the LTC1922-1
The LTC1922-1 utilizes an integrated V
CC
shunt regulator
to serve the dual purposes of limiting the voltage applied
1922 F04
12V ±10%
1.5k
V
CC
V
IN
V
CC
C
HOLD
1N5226
3V
0.1µF
0.1µF
V
BIAS
< V
UVLO
R
START
1N914
+