Datasheet

7
LTC1516
APPLICATIONS INFORMATION
WUU
U
Paralleling Devices
Two or more LTC1516’s may be connected in parallel to
provide higher output currents. The V
IN
, V
OUT
, GND and
SHDN pins may be tied together, but the C1 and C2 pins
must be kept separate (see Figure 5). Separate C
IN
and
C
OUT
capacitors may be required to reduce output noise
and ripple if the paralleled devices cannot be kept close
together. Otherwise, single C
IN
and C
OUT
capacitors may
be used with each being 2× (or 3× if three parts are
paralleled, etc.) in value.
General Layout Considerations
Due to the high switching frequency and high transient
currents produced by the LTC1516, careful board layout is
a must. A clean board layout using a ground plane and
short connections to all capacitors will improve perfor-
mance and ensure proper regulation under all conditions
(refer to Figure 6).
C2
C
OUT
C
IN
V
OUT

V
IN
1516 • F06
LTC1516
18
27
36
45
SHDN
GND
+
+
C1
Figure 6. Suggested Component Placement for LTC1516
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
1
2
3
4
8
7
6
5

C1
–

SHDN
GND
C2
–
C1
+

V
IN

V
OUT

C2
+
LTC1516
0.22µF
ON/OFF
22µF
22µF
V
OUT
= 5V ±4%
I
OUT
= 0mA TO 40mA, V
IN
≥ 2V
I
OUT
= 0mA TO 100mA, V
IN
≥ 3V
0.22µF
V
IN
= 2V
TO 5V

+
+
1516 • F05
1
2
3
4
8
7
6
5

C1
–

SHDN
GND
C2
–
C1
+

V
IN

V
OUT

C2
+
LTC1516
0.22µF
0.22µF
Figure 5. Paralleling Devices